数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DM74ALS74ASJ 数据表 (PDF) - Fairchild Semiconductor

DM74ALS74ASJ Datasheet PDF - Fairchild Semiconductor
部件名 DM74ALS74ASJ
下载  DM74ALS74ASJ 下载

文件大小   68.98 Kbytes
  7 Pages
制造商  FAIRCHILD [Fairchild Semiconductor]
网页  http://www.fairchildsemi.com
标志 FAIRCHILD - Fairchild Semiconductor
功能描述 Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

DM74ALS74ASJ Datasheet (PDF)

Go To PDF Page 下载 数据表
DM74ALS74ASJ Datasheet PDF - Fairchild Semiconductor

部件名 DM74ALS74ASJ
下载  DM74ALS74ASJ Click to download

文件大小   68.98 Kbytes
  7 Pages
制造商  FAIRCHILD [Fairchild Semiconductor]
网页  http://www.fairchildsemi.com
标志 FAIRCHILD - Fairchild Semiconductor
功能描述 Dual D Positive-Edge-Triggered Flip-Flop with Preset and Clear

DM74ALS74ASJ 数据表 (HTML) - Fairchild Semiconductor

DM74ALS74ASJ Datasheet HTML 1Page - Fairchild Semiconductor DM74ALS74ASJ Datasheet HTML 2Page - Fairchild Semiconductor DM74ALS74ASJ Datasheet HTML 3Page - Fairchild Semiconductor DM74ALS74ASJ Datasheet HTML 4Page - Fairchild Semiconductor DM74ALS74ASJ Datasheet HTML 5Page - Fairchild Semiconductor DM74ALS74ASJ Datasheet HTML 6Page - Fairchild Semiconductor DM74ALS74ASJ Datasheet HTML 7Page - Fairchild Semiconductor

DM74ALS74ASJ 产品详情

General Description
The DM74ALS74A contains two independent positive edge-triggered flip-flops. Each flip-flop has individual D, clock, clear and preset inputs, and also complementary Q and Q outputs.
Information at input D is transferred to the Q output on the positive going edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. When the clock input is at either the HIGH or LOW level, the D input signal has no effect.
Asynchronous preset and clear inputs will set or clear Q output respectively upon the application of low level signal.

Features
■ Switching specifications at 50 pF
■ Switching specifications guaranteed over full temperature and VCC range
■ Advanced oxide-isolated, ion-implanted Schottky TTL process
■ Functionally and pin-for-pin compatible with Schottky and LS TTL counterpart
■ Improved AC performance over LS74 at approximately half the power




类似零件编号 - DM74ALS74ASJ

制造商部件名数据表功能描述
logo
Fairchild Semiconductor
DM74ALS00 FAIRCHILD-DM74ALS00 Datasheet
60Kb / 5P
   Quad 2-Input NAND Gate
DM74ALS00A FAIRCHILD-DM74ALS00A Datasheet
60Kb / 5P
   Quad 2-Input NAND Gate
DM74ALS00AM FAIRCHILD-DM74ALS00AM Datasheet
60Kb / 5P
   Quad 2-Input NAND Gate
DM74ALS00AN FAIRCHILD-DM74ALS00AN Datasheet
60Kb / 5P
   Quad 2-Input NAND Gate
DM74ALS00ASJ FAIRCHILD-DM74ALS00ASJ Datasheet
60Kb / 5P
   Quad 2-Input NAND Gate
More results


类似说明 - DM74ALS74ASJ

制造商部件名数据表功能描述
logo
Texas Instruments
SN74HC74-Q1 TI1-SN74HC74-Q1_15 Datasheet
828Kb / 14P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074 TI-74ACT11074 Datasheet
81Kb / 5P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74HC74-EP TI1-SN74HC74-EP Datasheet
600Kb / 12P
[Old version datasheet]   DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74AC11074 TI-74AC11074 Datasheet
92Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
REVISED APRIL 1996
logo
Fairchild Semiconductor
DM74AS74 FAIRCHILD-DM74AS74 Datasheet
69Kb / 7P
   Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
logo
Texas Instruments
SN74LVC74 TI-SN74LVC74 Datasheet
84Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-EP TI1-SN74LVC74A-EP Datasheet
550Kb / 13P
[Old version datasheet]   DUAL POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-Q1 TI1-SN74LVC74A-Q1 Datasheet
222Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ACT74-EP TI1-SN74ACT74-EP Datasheet
285Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results




关于 Fairchild Semiconductor


Fairchild半导体是一家开创性的半导体公司,成立于1950年代后期。
该公司以其在第一个商业晶体管的开发方面的创新而闻名,以及对综合电路技术发展的贡献。
Fairchild成为电力半导体,模拟和混合信号综合电路以及其他半导体产品的领先供应商。
该公司是在2016年被ON半导体收购的,其产品和技术继续在ON半导体品牌下开发和出售。

*此信息仅供一般参考,对于因上述信息造成的任何损失或损害,我们概不负责。




链接网址



隐私政策
ALLDATASHEETCN.COM
ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com