 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
AM6528 数据表(PDF) 101 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
AM6528 数据表(HTML) 101 Page - Texas Instruments |
|
|
101 / 277 page  101 AM6548, AM6528, AM6546 AM6526, AM6527 www.ti.com SPRSP08I – NOVEMBER 2017 – REVISED DECEMBER 2019 Submit Documentation Feedback Product Folder Links: AM6548 AM6528 AM6546 AM6526 AM6527 Terminal Configuration and Functions Copyright © 2017–2019, Texas Instruments Incorporated (1) These signals must be connected to VSS through a separate external pull resistor to ensure these balls are held to a valid logic low level. 4.3.26.2 Clock 4.3.26.2.1 MAIN Domain Table 4-67. Clock1 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] OSC1_XI High frequency oscillator input I C22 OSC1_XO High frequency oscillator output O E22 4.3.26.2.2 WKUP Domain Table 4-68. Clock0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] WKUP_LFOSC0_XI Low frequency (32.768 KHz) oscillator input I AE4 WKUP_LFOSC0_XO Low frequency (32.768 KHz) oscillator output O AC4 WKUP_OSC0_XI High frequency oscillator input I AD5 WKUP_OSC0_XO High frequency oscillator output O AE6 4.3.26.3 System 4.3.26.3.1 MAIN Domain Table 4-69. System0 Signal Descriptions SIGNAL NAME [1] DESCRIPTION [2] PIN TYPE [3] BALL [4] EXT_REFCLK1 External clock input to Main Domain, routed to Timer clock muxes as one of the selectable input clock sources for Timer/WDT modules, or as reference clock to MAIN_PLL2 (PER1 PLL) I A22 NMIn External Interrupt I F18 OBSCLK0 Observation clock output for test and debug purposes only O C23 PORz Main Domain cold reset I E19 PORz_OUT Main Domain POR status output O C19 REFCLK0N SERDES Differential Clock Output (negative) O AF9 REFCLK0P SERDES Differential Clock Output (positive) O AF10 REFCLK1N SERDES Differential Clock Output (negative) O AE8 REFCLK1P SERDES Differential Clock Output (positive) O AE9 RESETSTATz Main Domain warm reset status output O D19 RESETz Main Domain warm reset I F17 SOC_SAFETY_ERRORn Error signal output from Main Domain ESM IO E20 SYNC0_OUT CPTS Time Stamp Generator Bit 0 O D21 SYNC1_OUT CPTS Time Stamp Generator Bit 1 O A22 SYNC2_OUT CPTS Time Stamp Generator Bit 2 O AE18 SYNC3_OUT CPTS Time Stamp Generator Bit 3 O AH17 SYSCLKOUT0 SYSCLK0 output from Main PLL controller (divided by 4) for test and debug purposes only O B22 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
