STM32G474PBY6TR datasheet(181/236 Pages) STMICROELECTRONICS

181 / 236 page

DS12288 Rev 5

181/236

STM32G474xB STM32G474xC STM32G474xE

Electrical characteristics

200

5.3.28

FSMC characteristics

Unless otherwise specified, the parameters given in Table 94 to Table 107 for the FMC

interface are derived from tests performed under the ambient temperature, fHCLK frequency

and VDD supply voltage conditions summarized in Table 17, with the following configuration:

•

Output speed is set to OSPEEDRy[1:0] = 11

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5 x VDD

Refer to Section 5.3.14: I/O port characteristics for more details on the input/output

characteristics.

Asynchronous waveforms and timings

Figure 40 through Figure 43 represent asynchronous waveforms and Table 94 through

Table 101 provide the corresponding timings. The results shown in these tables are

obtained with the following FMC configuration:

•

AddressSetupTime = 0x1

•

AddressHoldTime = 0x1

•

DataHoldTime = 0x1

•

ByteLaneSetup = 0x1

•

DataSetupTime = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)

•

BusTurnAroundDuration = 0x0

In all timing tables, the THCLK is the HCLK clock period.

tv(TX)

Data output valid time

Master mode

0.5

1.5

Slave mode

th(RX)

Data output hold time

Master mode

Slave mode

1. Based on characterization, not tested in production.

Table 93. USART electrical characteristics(1) (continued)

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

STM32G474PBY6TR 数据表(PDF) 181 Page - STMicroelectronics

STM32G474PBY6TR 数据表(HTML) 181 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载