数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM6548ACD 数据表(PDF) 165 Page - Texas Instruments

部件名 AM6548ACD
功能描述  AM654x, AM652x Sitara™ Processors Silicon Revision 2.1
PDF  284 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

AM6548ACD 数据表(HTML) 165 Page - Texas Instruments

Back Button AM6548ACD Datasheet HTML 161Page - Texas Instruments AM6548ACD Datasheet HTML 162Page - Texas Instruments AM6548ACD Datasheet HTML 163Page - Texas Instruments AM6548ACD Datasheet HTML 164Page - Texas Instruments AM6548ACD Datasheet HTML 165Page - Texas Instruments AM6548ACD Datasheet HTML 166Page - Texas Instruments AM6548ACD Datasheet HTML 167Page - Texas Instruments AM6548ACD Datasheet HTML 168Page - Texas Instruments AM6548ACD Datasheet HTML 169Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 284 page
background image
7.9.5 Peripherals
7.9.5.1 VIN
Table 7-26, Figure 7-30, and Figure 7-31 present timing requirements for LVDSRX interface.
Table 7-25 presents timing conditions for LVDSRX.
Table 7-25. LVDSRX Timing Conditions
PARAMETER
MODE
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
1.8 V
1.3
2.64
V/ns
3.3 V
1.5
2.64
V/ns
PCB CONNECTIVITY REQUIREMENTS
td(Trace Mismatch Delay)
Propagation delay mismatch across all traces
50
ps
Table 7-26. Timing Requirements for LVDSRX
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
V1
tc(PCLK)
Cycle time, VIN0_PCLK
5.76
(1)
ns
V2
tw(PCLKH)
Pulse duration, VIN0_PCLK high
0.45 × P
(2)
ns
V3
tw(PCLKL)
Pulse duration, VIN0_PCLK low
0.45 × P
(2)
ns
V4
tsu(PCLK-CTL/DATA)
Input setup time, control (VIN0_HD, VIN0_VD) and data
(VIN0_DATA[15:0]) valid to VIN0_PCLK transition
2.42
ns
V5
th(CTL/DAT-PCLK)
Input hold time, VIN0_PCLK transition to control (VIN0_HD,
VIN0_VD) valid
0.52
ns
(1)
For maximum frequency of 165 MHz
(2)
P = VIN0_PCLK period
CAL_CCDC_TIMINGS_01
VIN0_PCLK
V2
V1
V3
Figure 7-30. LVDSRX Input Clock Signal
VIN0_PCLK
(Negative-edge clocking)
VIN_DATA[15:0]
CAL_CCDC_TIMINGS_02
V4
V5
VIN0_PCLK
(Positive-edge clocking)
Figure 7-31. LVDSRX Input Timings
7.9.5.2 CPSW2G
For more details about features and additional description information on the device Gigabit Ethernet MAC, see
the corresponding sections within Section 6.3, Signal Descriptions and Section 8, Detailed Description.
7.9.5.2.1 CPSW2G MDIO Interface Timings
Table 7-28, Table 7-29, and Figure 7-32 present timing requirements for MDIO.
Table 7-27 presents timing conditions for CPSW2G MDIO.
www.ti.com
AM6548, AM6528, AM6546, AM6526
SPRSP52B – DECEMBER 2019 – REVISED JUNE 2021
Copyright © 2022 Texas Instruments Incorporated
Submit Document Feedback
165
Product Folder Links: AM6548 AM6528 AM6546 AM6526



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com