AT83SND1CXXX-ROTIL datasheet(123/212 Pages) ATMEL

部件名	AT83SND1CXXX-ROTIL

功能描述	Single-Chip Flash Microcontroller with MP3 Decoder and Human Interface

PDF	212 Pages

Scroll/Zoom	100%

制造商	ATMEL [ATMEL Corporation]

网页	http://www.atmel.com

标志

123 / 212 page

123

4109J–8051–10/06

AT8xC51SND1C

The interrupt request is generated each time an unmasked flag is set, and the global MMC con-

troller interrupt enable bit is set (EMMC in IEN1 register).

Reading the MMINT register automatically clears the interrupt flags (acknowledgment). This

implies that register content must be saved and tested interrupt flag by interrupt flag to be sure

not to forget any interrupts.

Figure 15-20. MMC Controller Interrupt System

15.8

Registers

Table 102. MMCON0 Register

MMCON0 (S:E4h) – MMC Control Register 0

MMC Interface

Interrupt Request

MCBI

MMINT.7

EOCM

MMMSK.5

EMMC

IEN1.0

MCBM

MMMSK.7

EORM

MMMSK.6

EOFI

MMINT.4

F2FM

MMMSK.3

EOFM

MMMSK.4

EORI

MMINT.6

F2FI

MMINT.3

EOCI

MMINT.5

F2EM

MMMSK.1

F1FM

MMMSK.2

F1EI

MMINT.0

F1EM

MMMSK.0

F1FI

MMINT.2

F2EI

MMINT.1

7654

3210

DRPTR

DTPTR

CRPTR

CTPTR

MBLOCK

DFMT

RFMT

CRCDIS

Bit

Number

Bit

Mnemonic

Description

7DRPTR

Data Receive Pointer Reset Bit

Set to reset the read pointer of the data FIFO.

Clear to release the read pointer of the data FIFO.

AT83SND1CXXX-ROTIL 数据表(PDF) 123 Page - ATMEL Corporation

AT83SND1CXXX-ROTIL 数据表(HTML) 123 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载