ST10F269Z2T6 datasheet(114/184 Pages) STMICROELECTRONICS

114 / 184 page

18 - SYSTEM RESET

ST10F269

114/184

18 - SYSTEM RESET

System reset initializes the MCU in a predefined

state. There are five ways to activate a reset state.

The system start-up configuration is different for

each case as shown in Table 37.

Table 37 : Reset Event Definition

18.1 - Long Hardware Reset

The reset is triggered when RSTIN pin is pulled

low, then the MCU is immediately forced in reset

default state. It pulls low RSTOUT pin, it cancels

pending internal hold states if any, it aborts

external bus cycle, it switches buses (data,

address and control signals) and I/O pin drivers to

high-impedance, it pulls high PORT0 pins and the

reset sequence starts.

To get a long hardware reset, the duration of the

external RSTIN signal must be longer than 1040

TCL. The level of RPD pin is sampled during the

whole RSTIN pulse duration. A low level on RPD

pin determines an asynchronous reset while a

high level leads to a synchronous reset.

Note

A reset can be entered as synchronous

and exit as asynchronous if VRPD voltage

drops

below

the

RPD

threshold

(typically 2.5V for VDD = 5V) when RSTIN

pin is low or when RSTIN pin is internally

pulled low.

18.1.1 - Asynchronous Reset

Figure 54 and Figure 55 show asynchronous

reset condition (RPD pin is at low level).

Figure 54 : Asynchronous Reset Sequence External Fetch

Note: 1) RSTIN rising edge to internal latch of PORT0 is 3 CPU clock cycles (6 TCL) if the PLL is bypassed and the prescaler is on

(fCPU =fXTAL / 2), else it is 4 CPU clock cycles (8 TCL).

Reset Source

Short-cut

Conditions

Power-on reset

PONR

Power-on

Long Hardware reset (synchronous & asynchronous)

LHWR

t RSTIN > 1040 TCL

Short Hardware reset (synchronous reset)

SHWR

4 TCL < t RSTIN < 1038 TCL

Watchdog Timer reset

WDTR

WDT overflow

Software reset

SWR

SRST execution

6 or 8 TCL1)

CPU Clock

RSTIN

Asynchronous

Reset Condition

RPD

RSTOUT

ALE

PORT0

Reset Configuration

1st Instruction External Fetch

Latching point of PORT0

for system start-up

configuration

EXTERNAL FETCH

Internal reset

5 TCL

ST10F269Z2T6 数据表(PDF) 114 Page - STMicroelectronics

ST10F269Z2T6 数据表(HTML) 114 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载