LAN9252VSLASHML datasheet(319/329 Pages) MICROCHIP

部件名	LAN9252V/ML

功能描述	2/3-Port EtherCAT® Slave Controller with Integrated Ethernet PHYs

PDF	329 Pages

Scroll/Zoom	100%

制造商	MICROCHIP [Microchip Technology]

网页	http://www.microchip.com

标志

319 / 329 page

 2015 Microchip Technology Inc.

DS00001909A-page 319

LAN9252

18.6.5

HOST BUS INTERFACE I/O TIMING

Timing specifications for the Host Bus Interface are given in Section 9.4.5, "Multiplexed Addressing Mode Timing

Requirements," on page 78 and Section 9.5.7, "Indexed Addressing Mode Timing Requirements," on page 98.

18.6.6

SPI/SQI SLAVE INTERFACE I/O TIMING

Timing specifications for the SPI/SQI Slave Bus Interface are given in Section 10.3, "SPI/SQI Timing Requirements," on

page 119.

18.6.7

I2C EEPROM I/O TIMING

Timing specifications for I2C EEPROM access are given in Section 13.1, "I2C Interface Timing Requirements," on

page 295.

18.6.8

ETHERCAT MII PORT MANAGEMENT ACCESS I/O TIMING

Timing specifications for the MII Port Management access are given in Section 12.9.7, "External PHY Timing," on

page 206.

18.6.9

MII I/O TIMING

Timing specifications for the MII Port interface are given in Section 12.9.7, "External PHY Timing," on page 206.

18.6.10

JTAG TIMING

Timing specifications for the JTAG interface are given in Table 17.1.1, “JTAG Timing Requirements,” on page 306.

LAN9252V/ML 数据表(PDF) 319 Page - Microchip Technology