| 数据搜索系统,热门电子元器件搜索 |
|
STM32F412RGY7PTR 数据表(PDF) 161 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F412RGY7PTR 数据表(HTML) 161 Page - STMicroelectronics |
|
161 / 201 page ![]() DocID028087 Rev 7 161/201 STM32F412xE/G Electrical characteristics 166 Table 93. Synchronous multiplexed PSRAM write timings(1)(2) 1. CL = 30 pF. 2. Based on characterization, not tested in production. Symbol Parameter Min Max Unit tw(CLK) FSMC_CLK period, VDD range= 2.7 to 3.6 V 2THCLK - 0.5 - ns td(CLKL-NExL) FSMC_CLK low to FSMC_NEx low (x= 0...2) - 1 td(CLKH-NExH) FSMC_CLK high to FSMC_NEx high (x= 0…2) THCLK + 0.5 - td(CLKL-NADVL) FSMC_CLK low to FSMC_NADV low - 1 td(CLKL-NADVH) FSMC_CLK low to FSMC_NADV high 0 - td(CLKL-AV) FSMC_CLK low to FSMC_Ax valid (x=16…25) - 2 td(CLKH-AIV) FSMC_CLK high to FSMC_Ax invalid (x=16…25) THCLK - td(CLKL-NWEL) FSMC_CLK low to FSMC_NWE low - 1.5 t(CLKH-NWEH) FSMC_CLK high to FSMC_NWE high THCLK + 0.5 - td(CLKL-ADV) FSMC_CLK low to FSMC_AD[15:0] valid - 2.5 td(CLKL-ADIV) FSMC_CLK low to FSMC_AD[15:0] invalid 0 - td(CLKL-DATA) FSMC_A/D[15:0] valid data after FSMC_CLK low - 4 td(CLKL-NBLL) FSMC_CLK low to FSMC_NBL low - 3 td(CLKH-NBLH) FSMC_CLK high to FSMC_NBL high THCLK - tsu(NWAIT-CLKH) FSMC_NWAIT valid before FSMC_CLK high 2 - th(CLKH-NWAIT) FSMC_NWAIT valid after FSMC_CLK high 2 - |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |