数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

STM32F427NET7XXX 数据表(PDF) 192 Page - STMicroelectronics

部件名 STM32F427NET7XXX
功能描述  ARM Cortex-M4 32b MCUFPU, 225DMIPS, up to 2MB Flash/2564KB RAM, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 20 comm. interfaces, camera & LCD-TFT
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F427NET7XXX 数据表(HTML) 192 Page - STMicroelectronics

Back Button STM32F427NET7XXX Datasheet HTML 188Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 189Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 190Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 191Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 192Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 193Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 194Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 195Page - STMicroelectronics STM32F427NET7XXX Datasheet HTML 196Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 231 page
background image
Electrical characteristics
STM32F427xx STM32F429xx
192/231
DocID024030 Rev 6
6.3.30
RTC characteristics
Table 108. Dynamic characteristics: SD / MMC characteristics(1)(2)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
fPP
Clock frequency in data transfer mode
0
48
MHz
-
SDIO_CK/fPCLK2 frequency ratio
-
-
8/3
-
tW(CKL)
Clock low time
fpp =48 MHz
8.5
9
-
ns
tW(CKH)
Clock high time
fpp =48 MHz
8.3
10
-
CMD, D inputs (referenced to CK) in MMC and SD HS mode
tISU
Input setup time HS
fpp =48 MHz
3.5
-
-
ns
tIH
Input hold time HS
fpp =48 MHz
0
-
-
CMD, D outputs (referenced to CK) in MMC and SD HS mode
tOV
Output valid time HS
fpp =48 MHz
-
4.5
7
ns
tOH
Output hold time HS
fpp =48 MHz
3
-
-
CMD, D inputs (referenced to CK) in SD default mode
tISUD
Input setup time SD
fpp =24 MHz
1.5
-
-
ns
tIHD
Input hold time SD
fpp =24 MHz
0.5
-
-
CMD, D outputs (referenced to CK) in SD default mode
tOVD
Output valid default time SD
fpp =24 MHz
-4.5
6.5
ns
tOHD
Output hold default time SD
fpp =24 MHz
3.5
-
-
1. Guaranteed by characterization results.
2. VDD = 2.7 to 3.6 V.
Table 109. RTC characteristics
Symbol
Parameter
Conditions
Min
Max
-fPCLK1/RTCCLK frequency ratio
Any read/write operation
from/to an RTC register
4-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com