STM32F429NET7TR datasheet(130/231 Pages) STMICROELECTRONICS

130 / 231 page

Electrical characteristics

STM32F427xx STM32F429xx

130/231

DocID024030 Rev 6

Designing hardened software to avoid noise problems

EMC characterization and optimization are performed at component level with a typical

application environment and simplified MCU software. It should be noted that good EMC

performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and

prequalification tests in relation with the EMC level requested for his application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

•

Corrupted program counter

•

Unexpected reset

•

Critical Data corruption (control registers...)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be

reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1

second.

To complete these trials, ESD stress can be applied directly on the device, over the range of

specification values. When unexpected behavior is detected, the software can be hardened

to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application,

executing EEMBC? code, is running. This emission test is compliant with SAE IEC61967-2

standard which specifies the test board and the pin loading.

Table 52. EMI characteristics

Symbol Parameter

Conditions

Monitored

frequency band

Max vs.

[fHSE/fCPU]

Max vs.

[fHSE/fCPU]

Unit

25/168 MHz 25/180 MHz

SEMI

Peak level

VDD = 3.3 V, TA = 25 °C, LQFP176

package, conforming to SAE J1752/3

EEMBC, ART ON, all peripheral

clocks enabled, clock dithering

disabled.

0.1 to 30 MHz

dBµV

30 to 130 MHz

130 MHz to

1GHz

SAE EMI Level

VDD = 3.3 V, TA = 25 °C, LQFP176

package, conforming to SAE J1752/3

EEMBC, ART ON, all peripheral

clocks enabled, clock dithering

enabled

0.1 to 30 MHz

dBµV

30 to 130 MHz

130 MHz to

1GHz

SAE EMI level

3.5

STM32F429NET7TR 数据表(PDF) 130 Page - STMicroelectronics

STM32F429NET7TR 数据表(HTML) 130 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载