数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32L412RBU3PTR 数据表(PDF) 138 Page - STMicroelectronics

部件名 STM32L412RBU3PTR
功能描述  Ultra-low-power Arm® Cortex®-M4 32-bit MCUFPU, 100DMIPS, up to 128KB Flash, 40KB SRAM, analog, ext. SMPS
PDF  192 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32L412RBU3PTR 数据表(HTML) 138 Page - STMicroelectronics

Back Button STM32L412RBU3PTR Datasheet HTML 134Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 135Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 136Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 137Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 138Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 139Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 140Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 141Page - STMicroelectronics STM32L412RBU3PTR Datasheet HTML 142Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 138 / 192 page
background image
Electrical characteristics
STM32L412xx
138/192
DS12469 Rev 4
The maximum value of RAIN can be found in Table 76: Maximum ADC RAIN.
tLATR
Trigger conversion
latency Regular and
injected channels without
conversion abort
CKMODE = 00
1.5
2
2.5
1/fADC
CKMODE = 01
-
-
2.0
CKMODE = 10
-
-
2.25
CKMODE = 11
-
-
2.125
tLATRINJ
Trigger conversion
latency Injected channels
aborting a regular
conversion
CKMODE = 00
2.5
3
3.5
1/fADC
CKMODE = 01
-
-
3.0
CKMODE = 10
-
-
3.25
CKMODE = 11
-
-
3.125
ts
Sampling time
fADC = 80 MHz
0.03125
-
8.00625
µs
-
2.5
-
640.5
1/fADC
tADCVREG_STUP
ADC voltage regulator
start-up time
--
-
20
µs
tCONV
Total conversion time
(including sampling time)
fADC = 80 MHz
Resolution = 12 bits
0.1875
-
8.1625
µs
Resolution = 12 bits
ts + 12.5 cycles for
successive approximation
= 15 to 653
1/fADC
IDDA(ADC)
ADC consumption from
the VDDA supply
fs = 5 Msps
-
730
830
µA
fs = 1 Msps
-
160
220
fs = 10 ksps
-
16
50
IDDV_S(ADC)
ADC consumption from
the VREF+ single ended
mode
fs = 5 Msps
-
130
160
µA
fs = 1 Msps
-
30
40
fs = 10 ksps
-
0.6
2
IDDV_D(ADC)
ADC consumption from
the VREF+ differential
mode
fs = 5 Msps
-
260
310
µA
fs = 1 Msps
-
60
70
fs = 10 ksps
-
1.3
3
1. Guaranteed by design
2. The I/O analog switch voltage booster is enable when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when
VDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.
3.
VREF+ can be internally connected to VDDA and VREF- can be internally connected to VSSA, depending on the package.
Refer to Section 4: Pinouts and pin description for further details.
Table 75. ADC characteristics(1) (2) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com