IS25LEG-RGLA2:P-TY datasheet(121/193 Pages) ISSI

121 / 193 page

IS25LE01GG

IS25WE01GG

Integrated Silicon Solution, Inc.- www.issi.com

121

Rev. A3

10/02/2025

8.38 SOFTWARE RESET (RESET-ENABLE (RSTEN, 66h) AND RESET (RST, 99h)) AND HARDWARE RESET

The Software Reset operation is used as a system reset that puts the device in normal operating mode. During the

Reset operation, the value of volatile registers will default back to the value in the corresponding non-volatile

changed by Software Reset. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).

The operation requires the Reset-Enable command followed by the Reset command. Any command other than the

Reset command after the Reset-Enable command will disable the Reset-Enable.

Execute the CE# pin low → sends the Reset-Enable command (66h), and drives CE# high. Next, the host drives

CE# low again, sends the Reset command (99h), and pulls CE# high.

Only if the RESET# pin is enabled, Hardware Reset function is available.

For the device with HOLD#/RESET#, the RESET# pin will be solely applicable in SPI mode and when the QE bit =

“0”. For the device with dedicated RESET# (Dedicated RESET# Disable bit is “0” in Function Register), the RESET#

pin is always applicable regardless of the QE bit value in Status Register and HOLD#/RESET# selection bit (P7) in

Read Register in SPI/QPI mode.

In order to activate Hardware Reset, the RESET# pin (or ball) must be driven low for a minimum period of tRESET

(100ns). Drive RESET# low for a minimum period of tRESET will interrupt any on-going internal and external

operations, release the device from deep power down mode1, disable all input signals, force the output pin enter a

state of high impedance, and reset all the read parameters.

The required wait time after activating a HW Reset before the device will accept another instruction is tHWRST.

The Software/Hardware Reset during an active Program or Erase operation aborts the operation, which can result

in corrupting or losing the data of the targeted address range. Depending on the prior operation, the reset timing

may vary. Recovery from a Write operation will require more latency than recovery from other operations.

Note1: The Status and Function Registers remain unaffected.

Figure 8.78 Software Reset Enable and Software Reset Sequence (RSTEN, 66h + RST, 99h)

Instruction = 66h

CE#

SCK

Mode 3

Mode 0

Instruction = 99h

High Impedance

IS25LEG-RGLA2:P-TY 数据表(PDF) 121 Page - Integrated Silicon Solution, Inc

IS25LEG-RGLA2:P-TY 数据表(HTML) 121 Page - Integrated Silicon Solution, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载