数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AM261...ZNC 数据表(PDF) 165 Page - Texas Instruments

部件名 AM261...ZNC
功能描述  AM261x Sitara™ Microcontrollers
PDF  218 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI2 [Texas Instruments]
网页  https://www.ti.com
标志 TI2 - Texas Instruments

AM261...ZNC 数据表(HTML) 165 Page - Texas Instruments

Back Button AM261...ZNC Datasheet HTML 161Page - Texas Instruments AM261...ZNC Datasheet HTML 162Page - Texas Instruments AM261...ZNC Datasheet HTML 163Page - Texas Instruments AM261...ZNC Datasheet HTML 164Page - Texas Instruments AM261...ZNC Datasheet HTML 165Page - Texas Instruments AM261...ZNC Datasheet HTML 166Page - Texas Instruments AM261...ZNC Datasheet HTML 167Page - Texas Instruments AM261...ZNC Datasheet HTML 168Page - Texas Instruments AM261...ZNC Datasheet HTML 169Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 165 / 218 page
background image
tO9t
tO8t
tO7t
tO11t
O12
O10
OSPI_CSn
OSPI_CLK
OSPI_D[i:0]
Figure 6-62. OSPI Switching Characteristics – Tap SDR, No Loopback
6.11.5.13.3.2 OSPI0 Tap DDR Timing
6.11.5.13.3.2.1 OSPI Timing Requirements - Tap DDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O13
tsu(D-CLK)
Setup time, OSPI_D[7:0] valid
before active OSPI_CLK edge
No Loopback
12.04 - (0.975 ×
T(1) × R(2))
ns
O14
th(CLK-D)
Hold time, OSPI_D[7:0] valid after
active OSPI_CLK edge
No Loopback
1.84 + (0.975 ×
T(1) × R(2))
ns
(1)
T = OSPI_RD_DATA_CAPTURE_REG[DELAY_FLD]
(2)
R = REFCLK cycle time in ns
tO14t
tO14t
O13
O13
OSPI_CLK
OSPI_D[i:0]
Figure 6-63. OSPI0 Timing Requirements – Tap DDR, No Loopback
6.11.5.13.3.2.2 OSPI Switching Characteristics - Tap DDR Mode
NO.
PARAMETER
DESCRIPTION
MODE
MIN
MAX
UNIT
O1
tc(CLK)
Cycle time, OSPI_CLK
40
ns
O2
tw(CLKL)
Pulse duration, OSPI_CLK low
0.475P(1) - 0.3
ns
O3
tw(CLKH)
Pulse duration, OSPI_CLK high
0.475P(1) - 0.3
ns
O4
td(CSn-CLK)
Delay time, OSPI_CSn[1:0] active edge
to OSPI_CLK rising edge
0.475P(1) + (0.975
× M(2) × R(4)) - 1
0.525P(1) + (1.025
× M(2) × R(4)) + 1
ns
O5
td(CLK-CSn)
Delay time, OSPI_CLK rising edge to
OSPI_CSn[1:0] inactive edge
0.475P(1) + (0.975
× N(3) × R(4)) - 1
0.525P(1) + (1.025
× N(3) × R(4)) + 1
ns
O6
td(CLK-D)
Delay time, OSPI_CLK active edge to
OSPI_D[7:0] transition
–17.94 + (0.975 ×
T(5) × R(4))
–1.56 + (1.025 ×
T(5) × R(4))
ns
(1)
P = CLK cycle time = SCLK period in ns
(2)
M = OSPI_DEV_DELAY_REG[D_INIT_FLD]
(3)
N = OSPI_DEV_DELAY_REG[D_AFTER_FLD]
(4)
R = REFCLK cycle time in ns
(5)
T = OSPI_RD_DATA_CAPTURE_REG[DDR_READ_DELAY_FLD]
www.ti.com
AM2612, AM2611, AM2611-Q1, AM2612-Q1
SPRSPA7C – SEPTEMBER 2024 – REVISED JULY 2025
Copyright © 2025 Texas Instruments Incorporated
Submit Document Feedback
165
Product Folder Links: AM2612 AM2611 AM2611-Q1 AM2612-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com