| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2240 数据表(PDF) 568 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2240 数据表(HTML) 568 Page - Renesas Technology Corp |
|
568 / 818 page ![]() Section 15 RAM Rev.3.00 Mar. 26, 2007 Page 526 of 772 REJ09B0355-0300 15.1.1 Block Diagram Figure 15.1 shows a block diagram of the on-chip RAM. Internal data bus (upper 8 bits) Internal data bus (lower 8 bits) H'FFDC00 H'FFDC02 H'FFDC04 H'FFFBFE H'FFDC01 H'FFDC03 H'FFDC05 H'FFFBFF Figure 15.1 Block Diagram of RAM (Example with H8S/2246 in Advanced Mode) 15.1.2 Register Configuration The on-chip RAM is controlled by SYSCR. Table 15.1 shows the register configuration. Table 15.1 Register Configuration Name Abbreviation R/W Initial Value Address* System control register SYSCR R/W H'01 H'FF39 Note: * Lower 16 bits of the address. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |