| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2240 数据表(PDF) 585 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2240 数据表(HTML) 585 Page - Renesas Technology Corp |
|
585 / 818 page ![]() Section 17 Clock Pulse Generator Rev.3.00 Mar. 26, 2007 Page 543 of 772 REJ09B0355-0300 Section 17 Clock Pulse Generator 17.1 Overview The H8S/2245 Group has a built-in clock pulse generator (CPG) that generates the system clock ( φ), the bus master clock, and internal clocks. The clock pulse generator consists of an oscillator circuit, a duty adjustment circuit, a medium- speed clock divider, and a bus master clock selection circuit. 17.1.1 Block Diagram Figure 17.1 shows a block diagram of the clock pulse generator. EXTAL XTAL Duty adjustment circuit Oscillator circuit Medium- speed divider System clock to φ pin Internal clock to supporting modules Bus master clock to CPU and DTC φ/2 to φ/32 SCK2 to SCK0 SCKCR Bus master clock selection circuit Figure 17.1 Block Diagram of Clock Pulse Generator |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |