H8SSLASH2240 datasheet(610/818 Pages) RENESAS

部件名	H8S/2240

功能描述	Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series

PDF	818 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

610 / 818 page

Section 18 Power-Down Modes

Rev.3.00 Mar. 26, 2007 Page 568 of 772

REJ09B0355-0300

Oscillator

RES

STBY

Oscillation

stabilization

time

tOSC1

Reset

exception

handling

Figure 18.3 Hardware Standby Mode Timing (Example)

18.8

φφφφ Clock Output Disabling Function

Output of the

φ clock can be controlled by means of the PSTOP bit in SCKCR and DDR for the

corresponding port. When the PSTOP bit is set to 1, the

φ clock stops at the end of the bus cycle,

and

φ output goes high. φ clock output is enabled when the PSTOP bit is cleared to 0. When DDR

for the corresponding port is cleared to 0,

φ clock output is disabled and input port mode is set.

Table 18.5 shows the state of the

φ pin in each processing mode.

Table 18.5

φφφφ Pin State in Each Processing Mode

DDR

PSTOP

Normal Mode

Sleep Mode

Software

Standby Mode

Hardware

Standby Mode

High impedance High impedance High impedance High impedance

φ output

Fixed high

High impedance

Fixed high

High impedance

Legend:

×: Don't care

H8S/2240 数据表(PDF) 610 Page - Renesas Technology Corp

H8S/2240 数据表(HTML) 610 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载