H8SSLASH2240 datasheet(139/818 Pages) RENESAS

139 / 818 page

Section 4 Exception Handling

Rev.3.00 Mar. 26, 2007 Page 97 of 772

REJ09B0355-0300

A reset caused by the watchdog timer can also be of either of two types: a power-on reset or a

manual reset.

4.2.3

Reset Sequence

The H8S/2245 Group enters the reset state when the

RES pin goes low.

To ensure that the H8S/2245 Group is reset, hold the

RES pin low for at least 20 ms at power-up.

To reset the H8S/2245 Group during operation, hold the

RES pin low for at least 20 states. See

appendix D.1, Port States in Each Mode.

When the

RES pin goes high after being held low for the necessary time, the H8S/2245 Group

starts reset exception handling as follows:

1. The internal state of the CPU and the registers of the on-chip supporting modules are

initialized, and the I bit is set to 1 in CCR.

2. The reset exception handling vector address is read and transferred to the PC, and program

execution starts from the address indicated by the PC.

Figures 4.2 and 4.3 show examples of the reset sequence.

Internal

address bus

Internal read

signal

Internal write

signal

Internal data

bus

(1)

(3)

Vector

fetch

Internal

processing

Fetch of first program

instruction

High

(1) Reset exception handling vector address ((1) = H'0000)

(2) Start address (contents of reset exception handling vector address)

(3) Start address ((3) = (2))

(4) First program instruction

(2)

(4)

RES

Figure 4.2 Reset Sequence (Modes 2 and 3)

H8S/2240 数据表(PDF) 139 Page - Renesas Technology Corp

H8S/2240 数据表(HTML) 139 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载