| 数据搜索系统,热门电子元器件搜索 |
|
H8S/2240 数据表(PDF) 321 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8S/2240 数据表(HTML) 321 Page - Renesas Technology Corp |
|
321 / 818 page ![]() Section 8 I/O Ports Rev.3.00 Mar. 26, 2007 Page 279 of 772 REJ09B0355-0300 • Modes 1, 2, 4, 5, and 6 Pins PG 4 to PG1 function as bus control output pins (CS0 to CS3) when the corresponding PGDDR bits are set to 1, and as input ports when the bits are cleared to 0. Pin PG 0 is an output port when the corresponding PGDDR bit is set to 1, and an input port when the bit is cleared to 0. Note: Modes 2 and 6 cannot be used in the H8S/2240. • Modes 3 and 7 Setting a PGDDR bit to 1 makes the corresponding port G pin an output port, while clearing the bit to 0 makes the pin an input port. Note: Modes 3 and 7 cannot be used in the H8S/2240. Port G Data Register (PGDR) 7 — Undefined — 6 — Undefined — 5 — Undefined — 4 PG4DR 0 R/W 3 PG3DR 0 R/W 0 PG0DR 0 R/W 2 PG2DR 0 R/W 1 PG1DR 0 R/W Bit Initial value R/W : : : PGDR is an 8-bit readable/writable register that stores output data for the port G pins (PG 4 to PG0). Bits 7 to 5 are reserved; they return an undetermined value if read, and cannot be modified. PGDR is initialized to H'00 (bits 4 to 0) by a power-on reset, and in hardware standby mode. It retains its prior state after a manual reset, and in software standby mode. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |