M38041F0HKP datasheet(139/387 Pages) RENESAS

139 / 387 page

2-15

APPLICATION

2.2 Interrupt

Rev.1.00 Jan 14, 2005

REJ09B0212-0100Z

3804 Group (Spec.H)

(2)

Timing after acceptance of interrupt request

The interrupt processing routine begins with the machine cycle following the completion of the

instruction that is currently being executed.

Figure 2.2.10 shows the time up to execution of interrupt processing routine and Figure 2.2.11 shows

the timing chart after acceptance of interrupt request.

Fig. 2.2.11 Timing chart after acceptance of interrupt request

Fig. 2.2.10 Time up to execution of interrupt processing routine

Interrupt request generated

Main routine

Interrupt processing routine

7 to 23 cycles

(When f(XIN) = 8 MHz, 1.75

µs to 5.75 µs)

2 cycles

5 cycles

Start of interrupt processing

0 to 16 cycles

Waiting time for

post-processing

of pipeline

Stack push and

Vector fetch

✽

✽ When executing DIV instruction

PCH

PCL

PSAL

S, SPS

S-2, SPS

S-1, SPS

AL, AH

: CPU operation code fetch cycle

(This is an internal signal that cannot be observed from the external unit.)

: Vector address of each interrupt

: Jump destination address of each interrupt

: “0016” or “0116”

SYNC

BL, BH

AL, AH

SPS

Data bus

Not used

Address bus

SYNC

Waiting time for pipeline

post-processing

Push onto stack

Vector fetch

Interrupt operation starts

M38041F0HKP 数据表(PDF) 139 Page - Renesas Technology Corp

M38041F0HKP 数据表(HTML) 139 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载