M38041F1HKP datasheet(174/387 Pages) RENESAS

174 / 387 page

2-50

APPLICATION

2.4 Serial interface

Rev.1.00 Jan 14, 2005

REJ09B0212-0100Z

3804 Group (Spec.H)

Fig. 2.4.5 Structure of Serial I/O3 control register

Serial I/O3 control register

b7 b6 b5 b4 b3 b2 b1 b0

Serial I/O3 control register

(SIO3CON: address 003216)

Name

Functions

At reset R W

3 Transmit interrupt

source selection

bit (TIC)

Transmit enable bit

(TE)

0: Transmit disabled

1: Transmit enabled

0: I/O port (P37)

1: SRDY3 output pin

0: Receive disabled

1: Receive enabled

0: UART

1: Clock synchronous

serial I/O

Receive enable bit

(RE)

Serial I/O3 mode

selection bit (SIOM)

Serial I/O3 enable

bit (SIOE)

0: Transmit buffer empty

1: Transmit shift operation

completion

0: f(XIN)

1: f(XIN)/4

When clock synchronous

serial I/O is selected,

0: BRG output divided by 4

1: External clock input

When UART is selected,

0: BRG output divided by 16

1: External clock input

divided by16

0: Serial I/O3 disabled

(P34 to P37: normal I/O pins)

1: Serial I/O3 enabled

(P34 to P37: Serial I/O pins)

Serial I/O3

synchronous clock

selection bit (SCS)

BRG count source

selection bit (CSS)

SRDY3 output

enable bit (SRDY)

M38041F1HKP 数据表(PDF) 174 Page - Renesas Technology Corp

M38041F1HKP 数据表(HTML) 174 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载