数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MPC8377ECVRALGA 数据表(PDF) 107 Page - Freescale Semiconductor, Inc

部件名 MPC8377ECVRALGA
功能描述  PowerQUICC??II Pro Processor Hardware Specifications
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FREESCALE [Freescale Semiconductor, Inc]
网页  http://www.freescale.com
标志 FREESCALE - Freescale Semiconductor, Inc

MPC8377ECVRALGA 数据表(HTML) 107 Page - Freescale Semiconductor, Inc

Back Button MPC8377ECVRALGA Datasheet HTML 103Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 104Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 105Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 106Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 107Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 108Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 109Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 110Page - Freescale Semiconductor, Inc MPC8377ECVRALGA Datasheet HTML 111Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 107 / 124 page
background image
MPC8377E PowerQUICCII Pro Processor Hardware Specifications, Rev. 2
Freescale Semiconductor
107
Clocking
As described in Section 23, “Clocking,” The LBIUCM, DDRCM, and SPMF parameters in the reset
configuration word low and the CFG_CLKIN_DIV configuration input signal select the ratio between the
primary clock input (CLKIN or PCI_CLK) and the internal coherent system bus clock (csb_clk). Table 76
and Table 77 show the expected frequency values for the CSB frequency for select csb_clk to
CLKIN/PCI_SYNC_IN ratios.
The RCWL[SVCOD] denotes the system PLL VCO internal frequency as shown in Table 75.
Table 74. System PLL Multiplication Factors
RCWL[SPMF]
System PLL Multiplication Factor
0000
Reserved
0001
Reserved
0010
× 2
0011
× 3
0100
× 4
0101
× 5
0110
× 6
0111–1111
× 7 to × 15
Table 75. System PLL VCO Divider
RCWL[SVCOD]
VCO Division Factor
00
4
01
8
10
2
11
1
Table 76. CSB Frequency Options for Host Mode
CFG_CLKIN_DIV
at Reset 1
SPMF
csb_clk :
Input Clock
Ratio 2
Input Clock Frequency (MHz) 2
25
33.33
66.67
csb_clk
Frequency (MHz)
High
0010
2 : 1
133
High
0011
3 : 1
100
High
0100
4 : 1
100
133
High
0101
5 : 1
125
167



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com