数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

OPTION_REG 数据表(PDF) 125 Page - Microchip Technology

部件名 OPTION_REG
功能描述  Digitally Enhanced Power Analog Controller with Integrated Synchronous Driver
PDF  222 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

OPTION_REG 数据表(HTML) 125 Page - Microchip Technology

Back Button OPTION_REG Datasheet HTML 121Page - Microchip Technology OPTION_REG Datasheet HTML 122Page - Microchip Technology OPTION_REG Datasheet HTML 123Page - Microchip Technology OPTION_REG Datasheet HTML 124Page - Microchip Technology OPTION_REG Datasheet HTML 125Page - Microchip Technology OPTION_REG Datasheet HTML 126Page - Microchip Technology OPTION_REG Datasheet HTML 127Page - Microchip Technology OPTION_REG Datasheet HTML 128Page - Microchip Technology OPTION_REG Datasheet HTML 129Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 125 / 222 page
background image
 2013 Microchip Technology Inc.
DS22331A-page 125
MCP19111
FIGURE 22-2:
ANALOG-TO-DIGITAL CONVERSION TAD CYCLES
22.1.4
INTERRUPTS
The ADC module allows for the ability to generate an
interrupt upon completion of an Analog-to-Digital
conversion. The ADC Interrupt Flag is the ADIF bit in
the PIR1 register. The ADC Interrupt Enable is the
ADIE bit in the PIE1 register. The ADIF bit must be
cleared in software.
This interrupt can be generated while the device is
operating, or while in Sleep. If the device is in Sleep,
the interrupt will wake-up the device. Upon waking from
Sleep, the next instruction following the SLEEP
instruction is always executed. If the user is attempting
to wake-up from Sleep and resume in-line code
execution, the GIE and PEIE bits of the INTCON
register must be disabled. If the GIE and PEIE bits of
the INTCON register are enabled, execution will switch
to the Interrupt Service Routine.
22.1.5
RESULT FORMATTING
The 10-bit A/D conversion result is supplied in right jus-
tified format only.
Figure 22-3 shows the output format.
FIGURE 22-3:
10-BIT A/D RESULT FORMAT
TAD1 TAD2 TAD3 TAD4 TAD5 TAD6 TAD7 TAD8
TAD11
Set GO/DONE bit
Holding capacitor is disconnected from analog input (typically 100 ns)
TAD9 TAD10
TCY - TAD
ADRESH:ADRESL is loaded, GO bit is cleared,
ADIF bit is set, holding capacitor is connected to analog input.
Conversion starts
b0
b9
b6
b5
b4
b3
b2
b1
b8
b7
On the following cycle:
Note 1: The ADIF bit is set at the completion of
every conversion, regardless of whether
or not the ADC interrupt is enabled.
2: The ADC operates during Sleep-only
when the FRC oscillator is selected.
(ADFM = 1)
MSB
LSB
bit 7
bit 0
bit 7
bit 0
Read as ‘0’
10-bit A/D Result



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com