OPTION_REG datasheet(135/222 Pages) MICROCHIP

135 / 222 page

 2013 Microchip Technology Inc.

DS22331A-page 135

MCP19111

24.0

TIMER1 MODULE WITH GATE

CONTROL

The Timer1 module is a 16-bit timer with the following

features:

• 16-bit timer register pair (TMR1H:TMR1L)

• Readable and Writable (both registers)

• Selectable internal clock source

• 2-bit prescaler

• Interrupt on overflow

Figure 24-1 is a block diagram of the Timer1 module.

FIGURE 24-1:

TIMER1 BLOCK DIAGRAM

24.1

Timer1 Operation

The Timer1 module is a 16-bit incrementing timer which

is accessed through the TMR1H:TMR1L register pair.

Writes to TMR1H or TMR1L directly update the

counter. The timer is incremented on every instruction

cycle.

Timer1 is enabled by configuring the TMR1ON bit in the

T1CON register. Table 24-1 displays the Timer1 enable

selections.

24.2

Clock Source Selection

The TMR1CS bit of the T1CON register is used to select

the clock source for Timer1. Table 24-1 displays the

clock source selections.

24.2.1

INTERNAL CLOCK SOURCE

The TMR1H:TMR1L register pair will increment on

multiples of FOSC or FOSC/4 as determined by the

Timer1 prescaler.

As an example, when the FOSC internal clock source is

selected, the Timer1 register value will increment by four

counts every instruction clock cycle.

TMR1H

TMR1L

TMR1CS

T1CKPS<1:0>

Prescaler

1, 2, 4, 8

Set flag bit

TMR1IF on

Overflow

TMR1(1)

TMR1ON

Note 1: TMR1 register increments on rising edge.

FOSC

FOSC/4

TABLE 24-1:

CLOCK SOURCE

SELECTIONS

TMR1CS

Clock Source

8 MHz system Clock (FOSC)

2 MHz instruction clock (FOSC/4)

OPTION_REG 数据表(PDF) 135 Page - Microchip Technology

OPTION_REG 数据表(HTML) 135 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载