数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LITE29F2 数据表(PDF) 143 Page - STMicroelectronics

部件名 ST7LITE29F2
功能描述  8-bit microcontroller with single voltage Flash memory, data EEPROM, ADC, Timers, SPI
PDF  166 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LITE29F2 数据表(HTML) 143 Page - STMicroelectronics

Back Button ST7LITE29F2 Datasheet HTML 139Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 140Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 141Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 142Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 143Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 144Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 145Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 146Page - STMicroelectronics ST7LITE29F2 Datasheet HTML 147Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 143 / 166 page
background image
ST7LITE20F2 ST7LITE25F2 ST7LITE29F2
Electrical characteristics
Doc ID 8349 Rev 5
143/166
Figure 88. SPI Master Timing Diagram(1)
1.
Measurement points are done at CMOS levels: 0.3xVDD and 0.7xVDD.
2.
When no communication is on-going the data output line of the SPI (MOSI in master mode, MISO in slave
mode) has its alternate function capability released. In this case, the pin status depends on the I/O port
configuration.
13.11
10-Bit ADC characteristics
SS INPUT
CPHA=0
MOSI OUTPUT
MISO INPUT
CPHA=0
CPHA=1
CPHA=1
tc(SCK)
tw(SCKH)
tw(SCKL)
th(MI)
tsu(MI)
tv(MO)
th(MO)
MSB IN
MSB OUT
BIT6 IN
BIT6 OUT
LSB OUT
LSB IN
(2)
(2)
CPOL=0
CPOL=1
CPOL=0
CPOL=1
tr(SCK)
tf(SCK)
Table 84.
10-Bit ADC characteristics(1)
1.
Subject to general operating condition for VDD, fOSC, and TA unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ(2)
2.
Unless otherwise specified, typical data are based on TA=25°C and VDD-VSS=5V. They are given only as
design guidelines and are not tested.
Max
Unit
fADC
ADC clock frequency
−−
4MHz
VAIN
Conversion voltage range(3)
3.
When VDDA and VSSA pins are not available on the pinout, the ADC refers to VDD and VSS.
VSSA
VDDA
V
RAIN
External input resistor
−−
10(4)
4.
Any added external serial resistor will downgrade the ADC accuracy (especially for resistance greater than
10k
Ω). Data based on characterization results, not tested in production.
k
Ω
CADC
Internal sample and hold
capacitor
−−
6
pF
tSTAB
Stabilization time after ADC
enable
fCPU=8MHz,
fADC=4MHz
0(5)
μs
tADC
Conversion time
(Sample+Hold)
3.5
- Sample capacitor loading time
- Hold conversion time
4
10
1/fADC
IADC
Analog Part
−−
1
mA
Digital Part
−−
0.2



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com