M30620FCAFP datasheet(128/274 Pages) MITSUBISHI

128 / 274 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Clock asynchronous serial I/O (UART) mode

128

Figure 1.16.18. Typical transmit timings in UART mode(UART2)

Start

bit

Parity

bit

Cleared to “0” when interrupt request is accepted, or cleared by software

Stop

bit

Data is set in UART2 transmit buffer register

Transferred from UART2 transmit buffer register to UARTi transmit register

Transmit enable

bit(TE)

Transmit buffer

empty flag(TI)

Transmit register

empty flag (TXEPT)

“0”

“1”

“0”

“1”

“0”

“1”

Transmit interrupt

request bit (IR)

“0”

“1”

Transfer clock

TxD2

The above timing applies to the following settings :

• Parity is enabled.

• One stop bit.

• Transmit interrupt cause select bit = “1”.

Tc = 16 (n + 1) / fi

fi : frequency of BRG2 count source (f1, f8, f32)

n : value set to BRG2

Shown in ( ) are bit symbols.

Note

Note: The transmit is started with overflow timing of BRG after having written in a value at the transmit buffer in the above timing.

• Example of transmit timing when transfer data is 8 bits long (parity enabled, one stop bit)

M30620FCAFP 数据表(PDF) 128 Page - Mitsubishi Electric Semiconductor

M30620FCAFP 数据表(HTML) 128 Page - Mitsubishi Electric Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载