数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STM32F446RC 数据表(PDF) 124 Page - STMicroelectronics

部件名 STM32F446RC
功能描述  ARM Cortex-M4 32b MCUFPU, 225DMIPS, up to 512kB Flash/1284KB RAM, USB OTG HS/FS, 17 TIMs, 3 ADCs, 20 comm. interfaces
PDF  202 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STM32F446RC 数据表(HTML) 124 Page - STMicroelectronics

Back Button STM32F446RC Datasheet HTML 120Page - STMicroelectronics STM32F446RC Datasheet HTML 121Page - STMicroelectronics STM32F446RC Datasheet HTML 122Page - STMicroelectronics STM32F446RC Datasheet HTML 123Page - STMicroelectronics STM32F446RC Datasheet HTML 124Page - STMicroelectronics STM32F446RC Datasheet HTML 125Page - STMicroelectronics STM32F446RC Datasheet HTML 126Page - STMicroelectronics STM32F446RC Datasheet HTML 127Page - STMicroelectronics STM32F446RC Datasheet HTML 128Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 202 page
background image
Electrical characteristics
STM32F446xC/E
124/202
DocID027107 Rev 6
Figure 33. Recommended NRST pin protection
1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the VIL(NRST) max level specified in
Table 59. Otherwise the reset is not taken into account by the device.
3. The external capacitor on NRST must be placed as close as possible to the device.
6.3.19
TIM timer characteristics
The parameters given in Table 60 are guaranteed by design.
Refer to Section 6.3.17: I/O port characteristics for details on the input/output alternate
function characteristics (output compare, input capture, external clock, PWM output).
6.3.20
Communications interfaces
I2C interface characteristics
The I2C interface meets the requirements of the standard I2C communication protocol with
the following restrictions: the I/O pins SDA and SCL too are mapped as not “true”
open-drain. When configured as open-drain, the PMOS connected between the I/O pin and
VDD is disabled, but is still present.
Table 60. TIMx characteristics(1)(2)
Symbol
Parameter
Conditions(3)
Min
Max
Unit
tres(TIM)
Timer resolution time
AHB/APBx prescaler=1 or
2 or 4, f
TIMxCLK = 180 MHz
1-
tTIMxCLK
AHB/APBx prescaler>4,
fTIMxCLK = 90 MHz
1-
tTIMxCLK
fEXT
Timer external clock
frequency on CH1 to CH4
fTIMxCLK = 180 MHz
0fTIMxCLK/2
MHz
ResTIM
Timer resolution
-
16/32
bit
tMAX_COUNT
Maximum possible count with
32-bit counter
-
-
65536 × 65536
tTIMxCLK
1. TIMx is used as a general term to refer to the TIM1 to TIM12 timers.
2. Guaranteed by design.
3. The maximum timer frequency on APB1 or APB2 is up to 180 MHz, by setting the TIMPRE bit in the RCC_DCKCFGR
register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise TIMxCLK = 4x PCLKx.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com