R5F100JF datasheet(146/202 Pages) RENESAS

146 / 202 page

RL78/G13

3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105

C)

Page 146 of 196

R01DS0131EJ0330 Rev.3.30

Mar 31, 2016

3.5 Peripheral Functions Characteristics

AC Timing Test Points

VIH/VOH

VIL/VOL

Test points

VIH/VOH

VIL/VOL

3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA =

40 to +105C, 2.4 V  EVDD0 = EVDD1  VDD  5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

HS (high-speed main) Mode

Parameter

Symbol

Conditions

MIN.

MAX.

Unit

fMCK/12

Note 2

bps

Transfer rate

Note 1

Theoretical value of the

maximum transfer rate

fCLK = 32 MHz, fMCK = fCLK

2.6

Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EVDD0 < VDD.

2.4 V

 EVDD0 < 2.7 V : MAX. 1.3 Mbps

Caution

Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by

using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)

RL78 microcontroller

TxDq

RxDq

User device

UART mode bit width (during communication at same potential) (reference)

Baud rate error tolerance

High-/Low-bit width

1/Transfer rate

TxDq

RxDq

Remarks 1.

q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

n: Channel number (mn = 00 to 03, 10 to 13))

R5F100JF 数据表(PDF) 146 Page - Renesas Technology Corp

R5F100JF 数据表(HTML) 146 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载