M30620FCAFP datasheet(123/274 Pages) MITSUBISHI

123 / 274 page

Mitsubishi microcomputers

M16C / 62A Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Clock synchronous serial I/O mode

123

This function allows the setting two transfer clock output pins and choosing one of the two to output a

clock by using the CLK and CLKS select bit (bits 4 and 5 at address 03B016). (See Figure 1.16.14.)

The multiple pins function is valid only when the internal clock is selected for UART1.

Figure 1.16.14. The transfer clock output from the multiple pins function usage

Microcomputer

TXD1 (P67)

CLKS1 (P64)

CLK1 (P65)

CLK

Note: This applies when the internal clock is selected and transmission

is performed only in clock synchronous serial I/O mode.

(d) Continuous receive mode

If the continuous receive mode enable bit (bits 2 and 3 at address 03B016, bit 5 at address 037D16) is

set to “1”, the unit is placed in continuous receive mode. In this mode, when the receive buffer register

is read out, the unit simultaneously goes to a receive enable state without having to set dummy data to

the transmit buffer register back again.

(e) Serial data logic switch function (UART2)

When the data logic select bit (bit6 at address 037D16) = “1”, and writing to transmit buffer register or

reading from receive buffer register, data is reversed. Figure 1.16.15 shows the example of serial data

logic switch timing.

Figure 1.16.15. Serial data logic switch timing

Transfer clock

TxD2

(no reverse)

TxD2

(reverse)

“H”

“L”

“H”

“L”

“H”

“L”

•When LSB first

M30620FCAFP 数据表(PDF) 123 Page - Mitsubishi Electric Semiconductor

M30620FCAFP 数据表(HTML) 123 Page - Mitsubishi Electric Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载