|
Features ■ Core: ARM® Cortex®-M4 32-bit CPU with FPU (72 MHz max), single-cycle multiplication and HW division, 90 DMIPS (from CCM), DSP instruction ■ Memories – Up to 64 Kbytes of Flash memory – 12 Kbytes of SRAM with HW parity check – Routine booster: 4 Kbytes of SRAM on instruction and data bus with HW parity check (CCM) ■ CRC calculation unit ■ Reset and supply management – Low-power modes: Sleep, Stop, Standby – VDD,VDDA voltage range: 2.0 to 3.6 V – Power-on/Power-down reset (POR/PDR) – Programmable voltage detector (PVD) – VBAT supply for RTC and backup registers ■ Clock management – 4 to 32 MHz crystal oscillator – 32 kHz oscillator for RTC with calibration – Internal 8 MHz RC (up to 64 MHz with PLL option) – Internal 40 kHz oscillator ■ Up to 51 fast I/O ports, all mappable on external interrupt vectors, several 5 V-tolerant ■ Interconnect Matrix ■ 7-channel DMA controller ■ Up to two ADC 0.20 µs (up to 21 channels) with selectable resolution of 12/10/8/6 bits, 0 to 3.6 V conversion range, single- ended/differential mode, separate analog supply from 2.0 to 3.6 V ■ Temperature sensor ■ Up to three 12-bit DAC channels with analog supply from 2.4 V to 3.6 V ■ Three ultra-fast rail-to-rail analog comparators with analog supply from 2 V to 3.6 V ■ One operational amplifiers that can be used in PGA mode, all terminals accessible with analog supply from 2.4 to 3.6 V ■ Up to 18 capacitive sensing channels supporting touchkeys, linear and rotary touch sensors ■ Up to 11 timers – One 32-bit timer and one 16-bit timer with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input – One 16-bit 6-channel advanced-control timer, with up to 6 PWM channels, deadtime generation and emergency stop – One 16-bit timer with 2 IC/OCs, 1 OCN/PWM, deadtime generation, emergency stop – Two 16-bit timers with IC/OC/OCN/PWM, deadtime generation and emergency stop – Two watchdog timers (independent, window) – SysTick timer: 24-bit downcounter – Up to two 16-bit basic timers to drive DAC ■ Calendar RTC with alarm, periodic wakeup from Stop ■ Communication interfaces – CAN interface (2.0 B Active) and one SPI – One I2C with 20 mA current sink to support Fast mode plus, SMBus/PMBus – Up to 3 USARTs, one with ISO/IEC 7816 interface, LIN, IrDA, modem control ■ Debug mode: serial wire debug (SWD), JTAG LQFP32 (7 x 7 mm) LQFP48 (7 x 7 mm) LQFP64 (10 x 10 mm)
|