AD7887ARMZ datasheet(5/25 Pages) AD

5 / 25 page

AD7887

Data Sheet

Parameter

AVersion1

BVersion1

Unit

Test Conditions/Comments

CONVERSION RATE

Throughput Time

SCLK cycles

Conversion time plus acquisition time is 125 kSPS,

with 2 MHz Clock

Track/Hold Acquisition Time2

1.5

SCLK cycles

Conversion Time

14.5

SCLK cycles

7.25 μs (2 MHz Clock)

POWER REQUIREMENTS

VDD

+2.7/+5.25

V min/max

IDD

Normal Mode5 (Mode 2)

Static

700

μA max

Operational (fSAMPLE = 125 kSPS)

850

μA typ

Internal reference enabled

700

μA typ

Internal reference disabled

Using Standby Mode (Mode 4)

450

μA typ

fSAMPLE = 50 kSPS

Using Shutdown Mode (Modes 1, 3)

120

μA typ

fSAMPLE = 10 kSPS

μA typ

fSAMPLE = 1 kSPS

Standby Mode6

210

μA max

VDD = 2.7 V to 5.25 V

Shutdown Mode6

μA max

VDD = 2.7 V to 3.6 V

μA max

VDD = 4.75 V to 5.25 V

Normal Mode Power Dissipation

3.5

mW max

VDD = 5 V

2.1

mW max

VDD = 3 V

Shutdown Power Dissipation

μW max

VDD = 5 V

μW max

VDD = 3 V

Standby Power Dissipation

1.05

mW max

VDD = 5 V

630

μW max

VDD = 3 V

Temperature range for A and B versions is −40°C to +125°C.

See the Terminology section.

SNR calculation includes distortion and noise components.

Sample tested at +25°C to ensure compliance.

All digital inputs at GND except CS at VDD. No load on the digital outputs. Analog inputs at GND.

SCLK at GND when SCLK off. All digital inputs at GND except for CS at VDD. No load on the digital outputs. Analog inputs at GND.

Rev. E | Page 4 of 24

AD7887ARMZ 数据表(PDF) 5 Page - Analog Devices

AD7887ARMZ 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

数据表下载

链接网址

AD7887ARMZ 数据表(PDF) 5 Page - Analog Devices

AD7887ARMZ 数据表(HTML) 5 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25

数据表 下载

链接网址

数据表下载