AD9260ASZ datasheet(21/45 Pages) AD

21 / 45 page

AD9260

Rev. C | Page 20 of 44

TYPICAL AC CHARACTERIZATION CURVES

AVDD = DVDD = DRVDD = +5 V, 4 V Input Span, AIN = –0.5 dBFS, Differential DC Coupled Input with CML = 2 V.

100

CLOCK FREQUENCY (MHz)

010

QUARTER BIAS

HALF BIAS

FULL BIAS

Figure 47. SFDR vs. Clock Rate (fIN = 100 kHz in 8x Mode)

FULL BIAS

CLOCK FREQUENCY (MHz)

100

QUARTER BIAS

HALF BIAS

Figure 48. SFDR vs. Clock Rate (fIN = 500 kHz in 4x Mode)

FULL BIAS

CLOCK FREQUENCY (MHz)

100

QUARTER BIAS

HALF BIAS

Figure 49. SFDR vs. Clock Rate (fIN = 1.0 MHz in 2x Mode)

–100

–95

–90

–85

–80

–75

–70

–65

–60

1.0

1.2

1.4

1.6

1.8

2.0

2.2

2.4

2.6

2.8

3.0

COMMON MODE INPUT LEVEL (V)

FIN = 100kHz, 8 × MODE

FIN = 1MHz, 2 × MODE

Figure 50. THD vs. Common-Mode Input Level (CML)

–90

–80

–70

–60

–50

–40

10k

100k

10M

100M

INPUT FREQUENCY (Hz)

FS = 5MHz

FS = 10MHz

FS = 20MHz

Figure 51. CMR vs. Input Frequency (VCML = 2 V p-p, 1x Mode)

100

0.8

0.6

0.2

0.4

01.0

1.2

FREQUENCY (MHz)

1.6

4V SPAN SNR-8

× MODE

1.6V SPAN SNR-8

× MODE

4V SPAN SFDR-2

× MODE

1.6V SPAN SFDR-2

× MODE

Figure 52. 4 V vs. 1.6 V Span SNR/SFDR (fCLOCK = 20 MSPS)

AD9260ASZ 数据表(PDF) 21 Page - Analog Devices

AD9260ASZ 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载

链接网址

AD9260ASZ 数据表(PDF) 21 Page - Analog Devices

AD9260ASZ 数据表(HTML) 21 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表 下载

链接网址

数据表下载