CS6422-CS datasheet(13/48 Pages) CIRRUS

13 / 48 page

CS6422

STROBE pulses must be applied to latch the data

into the CS6422.

Since the MCR is a shift register, the STROBE can

be run arbitrarily slowly with a duty cycle limited

only by the minimum high and low time specified

in “Switching Characteristics”. The Microcontrol-

ler Interface is polled at 125

µs intervals, so regis-

ter writes must be spaced at least 125

µs apart or

the register contents may be overwritten.

3.2.2

The six control registers accessible through the

MCR are described in detail in the following tables.

These registers are addressed by bits b3-0 of the

MCR. Bit ‘b0’ must always be ‘0’. Table 2 shows

the register map with the default settings. Tables 3

through 8 show the control registers in more detail.

The Register Map at the top of each register de-

scription shows the names of all the bits, with their

reset values below the bitfield name. The reset val-

ue can also be found in the Word column of the bit-

field summary as indicated by an ‘*’.

b15

b14

b13

b12

b11

b10

b3-0

0Mic

HDD

RVol

0100

TSD

ACC

TSMde

0000

THDet

Taps

TVol

1010

RSD

NCC

AuNECD

0010

RHDet

RSThd

NseRmp

HDly

HHold

TDSRmp

RDSRmp

IdlTx

0100

3TSAtt

PCSen

TDbtS

000

RDbtS

TSThd

TSBias

0110

4AErle

AFNse

NErle

NFNse

RGain

TGain

1000

5HwlD

APCD

NPCD

APFD

NPFD

AECD

NECD

ASdt

NSdt

1010

Table 2. MCR Control Register Mapping

Bit15 Bit14 Bit13 Bit12 Bit11 Bit10

Bit9

Bit8

Bit7

Bit6

Bit5

Bit4

Bit3

Bit2

Bit1

Bit0

DATA

DRDY

STROBE

four extra strobe pulses

Figure 7. Microcontroller Interface

CS6422

DS295F1

CS6422-CS 数据表(PDF) 13 Page - Cirrus Logic

CS6422-CS 数据表(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

数据表下载