SLG46110V datasheet(42/82 Pages) DIALOG

42 / 82 page

000-0046110-106

Page 41 of 81

SLG46110

10.6 Programmable Delay Timing Diagram - Edge Detector Output

Note: For delays and widths refer to Table 4.

10.6.1 Programmable Delay Register Settings

Figure 16. Edge Detector Output

Figure 17. Delayed Edge Detector Output

Table 35. Programmable Delay Register Settings

Signal Function

Address

Programmable

delay or filter output

select

reg <485>

0: programmable delay output

1: filter output

Select the edge

mode of

programmable

delay & edge

detector

reg <487:486>

00: Rising Edge Detector

01: Falling Edge Detector

10: Both Edge Detector

11: Both Edge Delay

time1

Edge Detector

Output

Rising Edge Detector

Falling Edge Detector

Both Edge Detector

Both Edge Delay

time1

time1 can be set by register

Delayed Edge

Detector Output

Delayed Rising Edge Detector

Delayed Falling Edge Detector

Delayed Both Edge Detector

Delayed Both Edge Delay

time2

time1 can be set by register

time2 is a fixed value

time1

SLG46110V 数据表(PDF) 42 Page - Dialog Semiconductor

SLG46110V 数据表(HTML) 42 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载

链接网址

SLG46110V 数据表(PDF) 42 Page - Dialog Semiconductor

SLG46110V 数据表(HTML) 42 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表 下载

链接网址

数据表下载