AD5522JSVDZ datasheet(13/65 Pages) AD

13 / 65 page

AD5522

Data Sheet

Rev. E | Page 12 of 64

Parameter 1, 2, 3

DVCC, Limit at TMIN, TMAX

Unit

Description

2.3V to 2.7V

2.7V to 3.6V

4.5V to 5.25V

t16

1.8

1.2

0.9

µs min

RESET pulse width low

t17

670

700

750

µs max

RESET time indicated by BUSY low

t18

400

ns min

Minimum SYNC high time in readback mode

t195, 6

ns max

SCLK rising edge to SDO valid; DVCC = 5 V to 5.25 V

Guaranteed by design and characterization; not production tested.

All input signals are specified with tR = tF = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

See Figure 5 and Figure 6.

Writes to more than one X1 register engages the calibration engine for longer times, shown by the BUSY low time, t10. Subsequent writes to one or more X1 registers

should either be timed or should wait until BUSY returns high (see Figure 56). This is required to ensure that data is not lost or overwritten.

t19 is measured with the load circuit shown in Figure 4.

SDO output slows with lower DVCC supply and may require use of a slower SCLK.

Table 3. LVDS Interface

DVCC, Limit at TMIN, TMAX

Parameter1, 2, 3

2.7 V to 3.6 V

4.5 V to 5.25 V

Unit

Description

ns min

SCLK cycle time

ns min

SCLK pulse width high and low time

ns min

SYNC to SCLK setup time

ns min

Data setup time

ns min

Data hold time

ns min

SCLK to SYNC hold time

t74

ns min

SCLK rising edge to SDO valid

150

ns min

Minimum SYNC high time in write mode after

X1 register write

ns min

Minimum SYNC high time in write mode after

any other register write

400

ns min

Minimum SYNC high time in readback mode

Guaranteed by design and characterization; not production tested.

All input signals are specified with tR = tF = 2 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.

See Figure 7.

SDO output slows with lower DVCC supply and may require use of slower SCLK.

AD5522JSVDZ 数据表(PDF) 13 Page - Analog Devices

AD5522JSVDZ 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表下载

链接网址

AD5522JSVDZ 数据表(PDF) 13 Page - Analog Devices

AD5522JSVDZ 数据表(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

数据表 下载

链接网址

数据表下载