SSD1850 datasheet(39/56 Pages) ETC

39 / 56 page

SSD1850/51 Series

Rev 1.2

01/2003

SOLOMON

TABLE 3a. Parallel Timing Characteristics (TA=-40 to 85°C, VDD=2.7V, VSS=0V)

Symbol

Parameter

Min

Typ

Max

Unit

tcycle

Clock Cycle Time (write cycle)

100

tAS

Address Setup Time

tAH

Address Hold Time

tDSW

Write Data Setup Time

tDHW

Write Data Hold Time

tDHR

Read Data Hold Time

tOH

Output Disable Time

tACC

Access Time

PWCSL

Chip Select Low Pulse Width (read RAM)

Chip Select Low Pulse Width (read command)

Chip Select Low Pulse Width (write)

PWCSH

Chip Select High Pulse Width (read)

Chip Select High Pulse Width (write)

Rise Time

Fall Time

Valid Data

cycle

DSW

DHR

ACC

D/C

0 -D7

Valid Data

0-D 7

(Write data to driv er)

(Read data f rom driv er)

DHW

CSL

CSH

R/W

Figure 1a. Parallel 6800-series Interface Timing Characteristics (PS0=H, PS1=H)

SSD1850 数据表(PDF) 39 Page - List of Unclassifed Manufacturers

SSD1850 数据表(HTML) 39 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载