Preliminary Datasheet

LP6284

Email: marketing@lowpowersemi.com www.lowpowersemi.com

Page 4 of 9

LP6284–00

Version 0.0 AUG.-2016

Functional Pin Description

Pin NO.

Pin Name

Description

1

LX

Boost Regulator Switching Node. Connect the inductor and the schottky diode to LX.

2

VIN

Supply Input. The input voltage range is between 2.5V to 5.5V. Connect a ceramic

capacitor between VIN and GND.

3

SS

Soft-Start Control Pin. Connect a soft-start capacitor to this pin.

4

AGND

Analog GND.

5

LDOF

Linear Regulator Feedback Input. Connect to an external resistive voltage divider

from the LDOO to GND to set the output voltage.

6

LDOO

Linear Regulator Output. Bypass LDOO to GND with a capacitor.

7

LDOI

Linear Regulator Power Source. Bypass LDOI to GND a capacitor.

8

VDET

Voltage Detector Input. Connect to an external resistive voltage divider from the

VIN to AGND.

9

10

DLY

Reset Delay Time. Connect a capacitor between DLY and GND.

11

HVDP

High-Voltage Switch Delay Input. Connect a capacitor from HVDP to GND to set the

delay time.

12

VFLK

VFLK is produced by timing controller for charging or discharging VGHM.

13

DRN

GPM Discharge Pin.

14

VGHM

GPM Output.

15

VGH

GPM Input.

16

FBP

VGH Charge-Pump Regulator Feedback Input. Connect to an external resistive

voltage divider from the VGH to GND to set the output voltage.

17

DRVP

VGH Charge-Pump Regulator Driver Output.

18

AVDD

VDD for Source Driver Power. This also supplies the GPM/OPA/Step-up Controller block.

19

OPO

Unity-Gain operation amplifier output pin.

20

OPI

Unity-Gain operation amplifier input Pin.

21

COMP

Boost Regulator Error Amplifier Compensation Pin.

22

FB

Boost Regulator Feedback Input. Connect to an external resistive voltage divider

from the output to FB to set the output voltage.

23

FSEL

Frequency Select Pin. Set FSEL to high for 1.2MHz operation. Set this pin to low for

640kHz operation.

24

PGND

Power Ground.