EM78P257AP datasheet(29/91 Pages) EMC

29 / 91 page

EM78P257

OTP ROM

This specification is subject to change without prior notice.

07.27.2004 (V1.4)

enabled) will cause the device to reset. The WDT can be enabled or disabled at any time during the normal mode

by software programming. Refer to WDTE bit of IOCE0 register. With no prescaler, the WDT time-out period is

approximately 18 ms

1 or 1ms2 (one oscillator start-up timer period).

8-Bit counter

WDT

Prescaler

8 to 1 MUX

WDT Time out

WDTE

(IOCE0)

TCC Pin

MUX

CLK (Fosc/2 or Fosc/4)

8-Bit Counter (RC)

8 to 1 MUX

TE (CONT)

Data Bus

TCC overflow

interrupt

TS (CONT)

SYNC

2 cycles

TCC (R1)

PSW2~0

(IOCE0)

Prescaler

PSR2~0

(CONT)

Fig. 6 Block Diagram of TCC and WDT

4.4 I/O Ports

The I/O registers, (Port 5, Port 6, and Port 7), are bi-directional tri-state I/O ports. Port 5 is pulled-high internally by

software. Likewise, P6 has its open-drain output also through software. Port 5 features an input status changed

interrupt (or wake-up) function and is pulled-down by software. Each I/O pin can be defined as "input" or "output" pin

by the I/O control register (IOC5 ~ IOC7). The I/O registers and I/O control registers are both readable and writable.

The I/O interface circuits for Port 5, Port 6 and Port7 are shown in Fig. 7, Fig. 8, and Fig. 9 respectively.

1 NOTE:

VDD=5V, Setup time period = 15.4ms ± 30%.

VDD=3V, Setup time period = 17.6ms ± 30%.

2 NOTE:

VDD=5V, Setup time period = 1.07ms ± 30%.

VDD=3V, Setup time period = 1.22ms ± 30%.

EM78P257AP 数据表(PDF) 29 Page - ELAN Microelectronics Corp

EM78P257AP 数据表(HTML) 29 Page - ELAN Microelectronics Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

数据表下载