数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MP5000A 数据表(PDF) 12 Page - Monolithic Power Systems

部件名 MP5000A
功能描述  12V, 5A Programmable Current Limit Switch
PDF  14 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MPS [Monolithic Power Systems]
网页  http://www.monolithicpower.com
标志 MPS - Monolithic Power Systems

MP5000A 数据表(HTML) 12 Page - Monolithic Power Systems

Back Button MP5000A Datasheet HTML 6Page - Monolithic Power Systems MP5000A Datasheet HTML 7Page - Monolithic Power Systems MP5000A Datasheet HTML 8Page - Monolithic Power Systems MP5000A Datasheet HTML 9Page - Monolithic Power Systems MP5000A Datasheet HTML 10Page - Monolithic Power Systems MP5000A Datasheet HTML 11Page - Monolithic Power Systems MP5000A Datasheet HTML 12Page - Monolithic Power Systems MP5000A Datasheet HTML 13Page - Monolithic Power Systems MP5000A Datasheet HTML 14Page - Monolithic Power Systems  
Zoom Inzoom in Zoom Outzoom out
 12 / 14 page
background image
MP5000A – 12V, 1A-5A PROGRAMMABLE CURRENT LIMIT SWITCH
MP5000A Rev. 1.01
www.MonolithicPower.com
12
10/16/2014
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2014 MPS. All Rights Reserved.
APPLICATION INFORMATION
Current Limit
The desired current limit is a function of the
external current limit resistor.
Table 2—Current Limit vs. Current Limit Resistor
(VCC=12V)
RLIMIT (Ω)
15.4
18.2
22
30
51
100
Trip
Current (A)
5.93
5.26
4.70
3.71
2.84
2.28
Hold
Current (A)
5.28
4.37
3.60
2.56
1.52
0.81
Rise Time
The rise time is a function of the capacitor (Cdvdt)
on the dv/dt pin.
Table 3—Rise Time vs. Cdv/dt
Cdvdt
none
50pF
500pF
1nF
Rise Time
(TYPICAL) (ms)
0.9
2
12
23
* Notes: Rise Time = K
RT*(41pF+Cdv/dt), KRT =22E6
The “rise time” is measured by from 0% to 100%
of output voltage.
U
100%
0%
Rise Time
t
Input
Output
Enable
Figure 2—Rise Time
PCB LAYOUT
PCB layout is very important to achieve stable
operation. Please follow these guidelines and
take below figure for reference. Place Rlimit
close to I_limit pin, Cdv/dt close to dv/dt pin and
input cap close to VCC pin. Keep the N/C pin float.
Put vias in thermal pad and ensure enough
copper area near VCC and source to achieve
better thermal performance.
SOURCE
EN/ FAULT
dv/dt
10
9
8
7
6
1
2
3
4
5
N/C
GND
VIN
GND
SOURCE
SOURCE
SOURCE
SOURCE
EN/ FAULT
VIN
VOUT
RLIMIT
I_LIMIT
C3
Top Layer
VIN
Bottom Layer
Figure 3―PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com