数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MP3312GC 数据表(PDF) 4 Page - Monolithic Power Systems

部件名 MP3312GC
功能描述  2.7V-5.5V Input , 38V OVP, Dual-Channel White LED Driver
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MPS [Monolithic Power Systems]
网页  http://www.monolithicpower.com
标志 MPS - Monolithic Power Systems

MP3312GC 数据表(HTML) 4 Page - Monolithic Power Systems

  MP3312GC Datasheet HTML 1Page - Monolithic Power Systems MP3312GC Datasheet HTML 2Page - Monolithic Power Systems MP3312GC Datasheet HTML 3Page - Monolithic Power Systems MP3312GC Datasheet HTML 4Page - Monolithic Power Systems MP3312GC Datasheet HTML 5Page - Monolithic Power Systems MP3312GC Datasheet HTML 6Page - Monolithic Power Systems MP3312GC Datasheet HTML 7Page - Monolithic Power Systems MP3312GC Datasheet HTML 8Page - Monolithic Power Systems MP3312GC Datasheet HTML 9Page - Monolithic Power Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 15 page
background image
MP3312 - 2.7V-5.5V INPUT, 38V OVP, DUAL-CHANNEL WHITE LED DRIVER
MP3312 Rev. 1.02
www.MonolithicPower.com
4
1/13/2015
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
© 2015 MPS. All Rights Reserved.
ELECTRICAL CHARACTERISTICS
(continued)
VIN =3.7V, VEN = VPWM= HIGH, Typical Values are at TA = 25°C, unless otherwise noted.
Parameters
Symbol
Condition
Min
Typ
Max
Unit
Protection
OVP Voltage
VOVP
37
38
39.5
V
Cycle-Cycle Current Limit
ILIM
Max Duty Cycle
1.2
1.8
A
Startup Current Limits
(5)
ILIM_START
Max Duty Cycle
1
A
Time Step for Half Current Limit
(5)
TLIM_HALF
6
ms
LEDx Threshold when No Switching
560
mV
LEDx Over Voltage Threshold
VOVP_LED
4.5
5
5.5
V
Thermal Shutdown Threshold
TST
150
°C
Thermal Shutdown Hysteresis
25
°C
1-Wire Interface
1-Wire Detection Delay Time
tDELAY
100
μs
1-Wire Detection Time
tDETECTION
260
μs
1-Wire Detection Window
tWIN
1
ms
Start Time of Program Stream
tSTART
2
μs
End Time of Program Stream
tEOS
2
360
μs
High Time of Logic 0 Bit
tH_LB
5
180
μs
Low Time of Logic 0 Bit
tL_LB
3* tH_LB
360
μs
High Time of Logic 1 Bit
tH_HB
3* tL_HB
360
μs
Low Time of Logic 1 Bit
tL_HB
5
180
μs
Acknowledge Valid Time
tACKval
2
μs
Duration of Acknowledge Signal
tACK
512
μs
Acknowledge Output Voltage Low
(6)
VACKL
Open
drain,
RPULLUP= 15 kΩ
to VIN
0.4
V
Notes:
5) guarantee by design and characterization
6) ACK signal is active 0 (when ACK signal is true , data line is pulled down by chip),and this signal only reply when RFA bit is set to 1.If you
want use ACK signal, the master should have an open-drain output, and data line should be pulled high by master with a resistor load.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com