| 数据搜索系统,热门电子元器件搜索 |
|
MP3336GC 数据表(PDF) 17 Page - Monolithic Power Systems |
|
|
|||||||||||||||||||||||||||||
MP3336GC 数据表(HTML) 17 Page - Monolithic Power Systems |
|
17 / 27 page ![]() MP3336 – DUAL-CHANNEL, FLASH LED DRIVER WITH I 2C INTERFACE MP3336 Rev.1.01 www.MonolithicPower.com 17 5/16/2017 MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2017 MPS. All Rights Reserved. in the loop control, and fault detections on this channel are also disabled. LED1/2 Open Protection If VOUT - VLED1/2 < 110mV and VOUT > 5.5V, the IC marks off the fault current source and sets the fault bit FT_OVP but continues switching. If both current sources are marked off, the device stops switching and the mode setting is reset. The fault bit FT_OVP is 1 until it is read back or the power resets. If LED_EN1 is set to 0, the feedback of the current source 1 is not involved in loop control, and fault detection on this channel is also disabled. Output Over-Voltage Protection (OVP) If VOUT > 5.5V, the device stops switching and resumes normal condition until VOUT drops below 5.2V. The fault bit FT_OVP is 1 until it is read back or the power resets. Junction Over-Temperature Protection If LED_OTAD = 1, the flash current drops to the current set by I_TX when TJ > 130°C. The fault bit FT_OTP is set to 1. If TJ > 150°C, the device stops switching and resets LED_MOD and LED_EN1/2. The fault bit FT_OTP must be cleared to 0 by a read-back or a power reset. Time-Out Protection If the device works in one of the flash modes— hardware and level trigger mode—time-out protection may be triggered. When the STR input pulse is longer than the flash timer set by FL_TIM, the device is disabled once the timer ends. The device stops switching and resets the mode setting, and the fault bit is 1 until it is read back or the power is reset before restarting. Under-Voltage Lockout (UVLO) Protection If VIN drops below the UVLO threshold, the device stops and all of the registers are reset to default. I 2C Interface Register Description I2C Chip Address After the start condition, the I2C-compatible master sends a seven-bit address followed by an eighth read (Read: 1) or write (Write: 0) bit. The following bit indicates the register address to or from which the data is written or read. The I2C address of the MP3336 is 0x27. I 2C Compatible Device Address |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |