STV-DCASLASHVGA-E01 datasheet(18/60 Pages) STMICROELECTRONICS

18 / 60 page

PRELIMINARY

Digital Camera Chipset; Customer Datasheet, Rev 3.0, March 2000

STV0680A + VV6444/6410/6500

CDSTV0680F-C

Commercial in confidence

STV0680F_contents.fm

STV0680A hardware interfaces

4.1

STV0680A pinout

The STV0680A pinout has been carefully developed to minimise the physical size of the support printed circuit board by

facilitating placement of and electrical routing to peripheral support components such as the SDRAM. The complete pinout and

listing is shown in Section 8.

4.2

Sensor interface

STV0680A uses a standard ST digital interface from the sensor, and the sensor clock input is provided by an output from

STV0680A. Designing a camera using this chipset should design as close as possible to the reference design (Section 9.), in

which case the chipset can be regarded as a functional ‘black box’, and no further details regarding the STV0680A-sensor

interface are required.

4.3

Memory interface

STV0680A is designed to interface to an external 16Mbit or 64Mbit SDRAM (see Table 4 and Table 5). The SDRAM device must

have a 16 bit wide data bus and operate from a 3.3V supply. Two sizes of SDRAM memory are supported by STV0680A, 16MBits

(1M x 16 bits wide) or 64MBits (4M x 16 bits wide), the memory size is auto-detected by STV0680A. STV0680A clocks the

SDRAM at 6MHz, typically this is well below the figures offered by most manufacturers’ devices. Devices which are PC66 and/or

PC100 compliant are preferred. For interface wiring, see Section 9.

4.3.1

SDRAM Current consumption

For maximum system battery life while no pictures are being taken, and to assist in meeting requirements for USB compliance, an

SDRAM should be chosen with the lowest possible self refresh current specification. For suggested SDRAM part numbers, see

Section 9.

4.3.2

SDRAM interface timing requirements

The following timing diagrams should be referred to when selecting SDRAM other than those recommended in Section 9.

DCLK

Command

DQM

A0-9,BA

A10

ACTIVE

READ

NOP

PRECHARGE

NOP

ROW

COLUMN

ROW

DOUT M

DOUT M + 1

DOUT M + 2

DOUT M + 3

READ Latency

tCK

tRC D

tRC

CK E

tRAS

DQ sam ple

tRP

tCMS

tCMH

tAS

tAH

tCMS

tCMH

tAC

tOH

STV-DCA/VGA-E01 数据表(PDF) 18 Page - STMicroelectronics

STV-DCA/VGA-E01 数据表(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

数据表下载