| 数据搜索系统,热门电子元器件搜索 |
|
ADA4940-1ACPZ-R7 数据表(PDF) 28 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADA4940-1ACPZ-R7 数据表(HTML) 28 Page - Analog Devices |
|
28 / 30 page ![]() ADA4940-1/ADA4940-2 Data Sheet Rev. E | Page 28 of 30 LAYOUT, GROUNDING, AND BYPASSING As a high speed device, the ADA4940-1/ADA4940-2 are sensitive to the PCB environment in which they operate. Realizing their superior performance requires attention to the details of high speed PCB design. ADA4940-1 LFCSP EXAMPLE The first requirement is a solid ground plane that covers as much of the board area around the ADA4940-1 as possible. However, clear the area near the feedback resistors (RF), gain resistors (RG), and the input summing nodes (Pin 2 and Pin 3) of all ground and power planes (see Figure 74). Clearing the ground and power planes minimizes any stray capacitance at these nodes and prevents peaking of the response of the amplifier at high frequencies. The thermal resistance, θJA, is specified for the device, including the exposed pad, soldered to a high thermal conductivity 4-layer circuit board, as described in EIA/JESD 51-7. Figure 74. Ground and Power Plane Voiding in Vicinity of RF and RG Bypass the power supply pins as close to the device as possible and directly to a nearby ground plane. Use high frequency ceramic chip capacitors. Use two parallel bypass capacitors (1000 pF and 0.1 µF) for each supply. Place the 1000 pF capacitor closer to the device. Further away, provide low frequency bypassing using 10 µF tantalum capacitors from each supply to ground. Ensure that signal routing is short and direct to avoid parasitic effects. Wherever complementary signals exist, provide a symmetrical layout to maximize balanced performance. When routing differential signals over a long distance, ensure that PCB traces are close together, and twist any differential wiring such that loop area is minimized. Doing this reduces radiated energy and makes the circuit less susceptible to interference. 1.30 0.80 0.80 1.30 Figure 75. Recommended PCB Thermal Attach Pad Dimensions (mm) 0.30 PLATED VIA HOLE 1.30 GROUND PLANE POWER PLANE BOTTOM METAL TOP METAL Figure 76. Cross-Section of 4-Layer PCB Showing Thermal Via Connection to Buried Ground Plane (Dimensions in mm) |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |