数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LTC6902 数据表(PDF) 21 Page - Linear Technology

部件名 LTC6902
功能描述  Ultrathin, Triple Output, Step-Down 關Module Regulator for DDR-QDR4 Memory
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  LINER [Linear Technology]
网页  http://www.linear.com
标志 LINER - Linear Technology

LTC6902 数据表(HTML) 21 Page - Linear Technology

Back Button LTC6902 Datasheet HTML 17Page - Linear Technology LTC6902 Datasheet HTML 18Page - Linear Technology LTC6902 Datasheet HTML 19Page - Linear Technology LTC6902 Datasheet HTML 20Page - Linear Technology LTC6902 Datasheet HTML 21Page - Linear Technology LTC6902 Datasheet HTML 22Page - Linear Technology LTC6902 Datasheet HTML 23Page - Linear Technology LTC6902 Datasheet HTML 24Page - Linear Technology LTC6902 Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 28 page
background image
LTM4632
21
4632fc
For more information www.linear.com/LTM4632
APPLICATIONS INFORMATION
SAFETY CONSIDERATIONS
The LTM4632 modules do not provide galvanic isolation
from VIN to VOUT. There is no internal fuse. If required,
a slow blow fuse with a rating twice the maximum input
current needs to be provided to protect each unit from
catastrophic failure. The device does support thermal
shutdown and over current protection.
LAYOUT CHECKLIST/EXAMPLE
The high integration of LTM4632 makes the PCB board
layout very simple and easy. However, to optimize its
electrical and thermal performance, some layout consid-
erations are still necessary.
• Use large PCB copper areas for high current paths,
including VIN, GND, VOUT1 and VOUT2. It helps to mini-
mize the PCB conduction loss and thermal stress.
• Place high frequency ceramic input and output capac-
itors next to the VIN, PGND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit.
• To minimize the via conduction loss and reduce mod-
ule thermal stress, use multiple vias for interconnec-
tion between top layer and other power layers.
• Do not put via directly on the pad, unless they are
capped or plated over.
• Use a separated SGND ground copper area for com-
ponents connected to signal pins. Connect the SGND
to GND underneath the unit.
• For parallel modules, tie the VOUT, VFB, and COMP
pins together. Use an internal layer to closely con-
nect these pins together. The TRACK pin can be tied
a common capacitor for regulator soft-start.
• Bring out test points on the signal pins for monitoring.
Figure 18 gives a good example of the recommended
layout.
GND
GND
COUT
COUT
CIN
CIN
VIN
VIN
Figure 18. Recommend PCB Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com