LTC2668 datasheet(13/40 Pages) LINER

13 / 40 page

LTC2348-16

234816fa

For more information www.linear.com/LTC2348-16

pin FuncTions

Pins that are the Same for All Digital I/O Modes

IN0+ to IN7+, IN0− to IN7− (Pins 1, 2, 3, 4, 5, 6, 7, 8, 9,

10, 11, 12, 13, 14, 47, and 48): Positive and Negative

Analog Inputs, Channels 0 to 7. The converter simultane-

ously samples and digitizes (VIN+ – VIN–) for all channels.

Wide input common mode range (VEE ≤ VCM ≤ VCC – 4V)

and high common mode rejection allow the inputs to ac-

cept a wide variety of signal swings. Full-scale input range

is determined by the channel’s SoftSpan configuration.

GND (Pins 15, 18, 20, 30, 41, 44, 46): Ground. Solder

all GND pins to a solid ground plane.

VCC (Pin 16): Positive High Voltage Power Supply. The

range of VCC is 0V to 38V with respect to GND and 10V to

38V with respect to VEE. Bypass VCC to GND close to the

pin with a 0.1μF ceramic capacitor. In applications where

VCC is shorted to GND this capacitor may be omitted.

VEE (Pins 17, 45): Negative High Voltage Power Supply.

The range of VEE is 0V to –16.5V with respect to GND and

–10V to –38V with respect to VCC. Connect Pins 17 and 45

together and bypass the VEE network to GND close to Pin

17 with a 0.1μF ceramic capacitor. In applications where

VEE is shorted to GND this capacitor may be omitted.

REFIN (Pin 19): Bandgap Reference Output/Reference

Buffer Input. An internal bandgap reference nominally

outputs 2.048V on this pin. An internal reference buffer

amplifies VREFIN to create the converter master reference

voltage VREFBUF = 2 • VREFIN on the REFBUF pin. When

using the internal reference, bypass REFIN to GND (Pin

20) close to the pin with a 0.1μF ceramic capacitor to filter

the bandgap output noise. If more accuracy is desired,

overdrive REFIN with an external reference in the range

of 1.25V to 2.2V.

REFBUF (Pin 21): Internal Reference Buffer Output. An

internal reference buffer amplifies VREFIN to create the

converter master reference voltage VREFBUF=2 • VREFINon

thispin,nominally4.096Vwhenusingtheinternalbandgap

reference. Bypass REFBUF to GND (Pin 20) close to the

pin with a 47μF ceramic capacitor. The internal reference

buffer may be disabled by grounding its input at REFIN.

With the buffer disabled, overdrive REFBUF with an ex-

ternal reference voltage in the range of 2.5V to 5V. When

using the internal reference buffer, limit the loading of any

external circuitry connected to REFBUF to less than 10µA.

Using a high input impedance amplifier to buffer VREFBUF

to any external circuits is recommended.

PD (Pin 22): Power Down Input. When this pin is brought

high, the LTC2348-16 is powered down and subsequent

conversion requests are ignored. If this occurs during a

conversion, the device powers down once the conversion

completes. If this pin is brought high twice without an

intervening conversion, an internal global reset is initi-

ated, equivalent to a power-on-reset event. Logic levels

are determined by OVDD.

LVDS/CMOS(Pin23):I/OModeSelect.TiethispintoOVDD

to select LVDS I/O mode, or to ground to select CMOS I/O

mode. Logic levels are determined by OVDD.

CNV (Pin 24): Conversion Start Input. A rising edge on

this pin puts the internal sample-and-holds into the hold

mode and initiates a new conversion. CNV is not gated

by CS, allowing conversions to be initiated independent

of the state of the serial I/O bus.

BUSY (Pin 38): Busy Output. The BUSY signal indicates

that a conversion is in progress. This pin transitions low-

to-high at the start of each conversion and stays high until

the conversion is complete. Logic levels are determined

by OVDD.

VDDLBYP(Pin40):Internal2.5VRegulatorBypassPin.The

voltage on this pin is generated via an internal regulator

operating off of VDD. This pin must be bypassed to GND

close to the pin with a 2.2μF ceramic capacitor. Do not

connect this pin to any external circuitry.

VDD (Pins 42, 43): 5V Power Supply. The range of VDD

is 4.75V to 5.25V. Connect Pins 42 and 43 together and

bypass the VDD network to GND with a shared 0.1μF

ceramic capacitor close to the pins.

LTC2668 数据表(PDF) 13 Page - Linear Technology

LTC2668 数据表(HTML) 13 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载