CS5484 datasheet(13/67 Pages) CIRRUS

13 / 67 page

CS5484

DS981F3

DIGITAL CHARACTERISTICS

• Min / Max characteristics and specifications are guaranteed over all Recommended Operating Conditions.

• Typical characteristics and specifications are measured at nominal supply voltages and TA = 25°C.

• VDDA = +3.3V ±10%; GNDA = GNDD = 0V. All voltages with respect to 0V.

• MCLK = 4.096MHz.

Notes:

11.

All measurements performed under static conditions.

12.

XOUT pin used for crystal only. Typical drive current<1mA.

Parameter

Symbol

Min

Typ

Max

Unit

Master Clock Characteristics

XIN Clock Frequency

Internal Gate Oscillator

MCLK

2.5

4.096

MHz

Filter Characteristics

Phase Compensation Range

(60Hz, OWR = 4000Hz)

-10.79

+10.79

Input Sampling Rate

MCLK/8

Digital Filter Output Word Rate

(Both channels)

OWR

MCLK/1024

High-pass Filter Corner Frequency

-3dB

-2.0

Input/Output Characteristics

High-level Input Voltage (All Pins)

VIH

0.6(VDDA)

Low-level Input Voltage (All Pins)

VIL

0.6

High-level Output Voltage

DO1-DO4, Iout =+10mA

(Note 12)

All Other Outputs, Iout =+5mA

VOH

VDDA-0.3

Low-level Output Voltage

DO1-DO4, Iout =-12mA

(Note 12)

All Other Outputs, Iout =-5mA

VOL

0.5

Input Leakage Current

Iin

-±1

±10

µA

3-state Leakage Current

IOZ

±10

µA

Digital Output Pin Capacitance

Cout

-5

CS5484 数据表(PDF) 13 Page - Cirrus Logic

CS5484 数据表(HTML) 13 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

数据表下载