数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AV2636 数据表(PDF) 6 Page - List of Unclassifed Manufacturers

部件名 AV2636
功能描述  24-bit 192kHz Stereo Audio DAC
PDF  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

AV2636 数据表(HTML) 6 Page - List of Unclassifed Manufacturers

Back Button AV2636 Datasheet HTML 2Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 3Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 4Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 5Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 6Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 7Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 8Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 9Page - List of Unclassifed Manufacturers AV2636 Datasheet HTML 10Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 16 page
background image
AV2636
Product Datasheet
DIGITAL AUDIO DATA INTERFACE
The serial audio data is send to the device through a three-wire interface. The interface consists of three
input pins that are serial clock (SC), serial data (SD) and sync-frame (SF). The sync-frame is also a
left/right channel indicator. Three interface formats are supported.
I
2S mode
Right justified mode
DSP mode
All formats send MSB first. The audio data is in 2’s complement format. The mode selection can be either
in auto-detect mode or programmable mode.
The three-wire digital audio data interface timing specification is shown at the following diagram.
SF
SC
SD
tSCH
tSCL
tSC
tSFH
tSFS
tDCS
tDCH
The timing characteristics are shown at the following table.
Symbol
Description
Min
Max
Units
tSC
SC clock cycle time
50
ns
tSCH
SC pulse width high
20
ns
tSCL
SC pulse width low
20
ns
tDCS
SD data setup time relative to SC rising edge
10
ns
tDCH
SD data hold time relative to SC rising edge
10
ns
tSFH
SF hold time relative to SC rising edge
10
ns
tSFS
SF setup time relative to SC rising edge
10
ns
I
2S MODE
In I
2S mode, the serial interface accepts input data at SD pin and frame input at SF pin. The serial
data is time multiplexed with the frame signal SF indicating left and right channel data. SF is low
during left channel data and high during right channel data. The SF is also a timing signal for the
start of each word of left and right channel.
The MSB of the audio data SD is sampled on the second rising edge of SC following SF transition.
Word lengths of 16/18/20/24 bits are supported.
AVS Technology, Inc.
6-16
August 18, 2004
www.avstech.com



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com