数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS5805MPWPR 数据表(PDF) 22 Page - Texas Instruments

Click here to check the latest version.
部件名 TAS5805MPWPR
功能描述  23-W, Inductor-Less, Digital Input, Stereo, Closed-Loop Class-D Audio Amplifier with Enhanced Processing and Low Idle Power Dissipation
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TAS5805MPWPR 数据表(HTML) 22 Page - Texas Instruments

Back Button TAS5805MPWPR Datasheet HTML 18Page - Texas Instruments TAS5805MPWPR Datasheet HTML 19Page - Texas Instruments TAS5805MPWPR Datasheet HTML 20Page - Texas Instruments TAS5805MPWPR Datasheet HTML 21Page - Texas Instruments TAS5805MPWPR Datasheet HTML 22Page - Texas Instruments TAS5805MPWPR Datasheet HTML 23Page - Texas Instruments TAS5805MPWPR Datasheet HTML 24Page - Texas Instruments TAS5805MPWPR Datasheet HTML 25Page - Texas Instruments TAS5805MPWPR Datasheet HTML 26Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 88 page
background image
LRCLK/FS
SCLK
Audio data word = 16-bit, SCLK = 32, 64fs
DATA
1
2
15
16
MSB
LSB
1
2
15 16
MSB
LSB
Audio data word = 24-bit, SCLK = 64fs
DATA
1
2
23 24
MSB
LSB
1
2
23 24
MSB
LSB
Audio data word = 32-bit, SCLK = 64fs
DATA
1
2
31 32
MSB
LSB
1
2
31 32
MSB
LSB
1 tS
Left-channel
Right-channel
22
TAS5805M
SLASEH5 – MAY 2018
www.ti.com
Product Folder Links: TAS5805M
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
Feature Description (continued)
Table 1. Audio Data Formats, Bit Depths and Clock Rates
FORMAT
DATA BITS
MAXIMUM LRCLK/FS FREQUENCY
(kHz)
SCLK RATE (fS)
I2S/LJ/RJ
32, 24, 20, 16
Up to 96
64, 32
TDM
32, 24, 20, 16
Up to 48
128,256,512
96
128,256
When any kind of clock errors including Out of Range, SCLK-FSYNC Ratio, or Clock halt are detected, the
device puts all channels into the Hi-Z state and reports Clock Error in Register 113 (Register Address 0x71).
When all audio clocks are within the expected ranges, the device automatically returns to the state it was in.
9.3.4 Serial Audio Port - Data Formats and Bit Depths
The device supports industry-standard audio data formats, including standard I2S, left-justified, right-justified and
TDM/DSP data. Data formats are selected via Register (P0-R51-D[5:4]). If the high width of LRCK/FS in
TDM/DSP mode is less than 8 cycles of SCK, the register (P0-R51-D[3:2]) should be set to 01. All formats
require binary two's complement, MSB-first audio data; up to 32-bit audio data is accepted. All the data formats,
word length and clock rate supported by this device are shown in Table 1. The data formats are detailed in
Figure 56 through Figure 60. The word length are selected via Register (P0-R51-D[1:0]). The offsets of data are
selected via Register (P0-R51-D[7]) and Register (P0-R52-D[7:0]). Default setting is I2S and 24 bit word length.
Figure 56. Left-Justified Audio Data Format



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com