ADL5513

Data Sheet

Rev. A | Page 14 of 25

APPLICATIONS INFORMATION

BASIC CONNECTIONS

The ADL5513 is specified for operation up to 4 GHz; as a result,

low impedance supply pins with adequate isolation between

functions are essential. A power supply voltage of between 2.7 V

and 5.5 V should be applied to VPOS. Connect 100 pF and 0.1 µF

power supply decoupling capacitors close to this power supply pin.

1

VPOS

2 INHI

3 INLO

4

VPOS

11

VSET

12

VOUT

10

COMM

9

TADJ

ADL5513

R4

0Ω

R12

0Ω

(SEE NOTE 2)

Z1

C5

100pF

C6

0.1µF

VPOS

C2

47nF

R1

52.3Ω

RFIN

C1

47nF

C4

100pF

C3

0.1µF

R11

0Ω

VPOS

(SEE NOTE 1)

NOTES

1. SEE THE OUTPUT FILTERING SECTION.

2. SEE THE TEMPERATURE COMPENSATION OF OUTPUT VOLTAGE

AND POWER-DOWN FUNCTIONALITY SECTIONS.

Figure 25. Basic Connections

The exposed paddle of the LFCSP package is internally connected

to COMM. For optimum thermal and electrical performance,

solder the paddle to a low impedance ground plane.

INPUT SIGNAL COUPLING

The RF input (INHI) is single-ended and must be ac-coupled.

INLO (input common) should be ac-coupled to ground.

Suggested coupling capacitors are 47 nF, ceramic, 0402-style

capacitors for input frequencies of 1 MHz to 4 GHz. The

coupling capacitors should be mounted close to the INHI and

INLO pins. The coupling capacitor values can be increased to

lower the high-pass cutoff frequency of the input stage. The high-

pass corner is set by the input coupling capacitors and the

internal 20 pF high-pass capacitor. The dc voltage on INHI

GAIN

STAGE

2kΩ

7kΩ

15kΩ

7kΩ

15kΩ

OFFSET COMP

20pF

VPOS

INHI

INLO

Figure 26. Input Interface

While the input can be reactively matched, in general, this is

not necessary. An external 52.3 Ω shunt resistor (connected to

the signal side of the input coupling capacitors, as shown in

Figure 25) combines with relatively high input impedance to

give an adequate broadband 50 Ω match.

as large as possible to minimize the coupling of unwanted low

frequency signals. In low frequency applications, a simple RC

network forming a low-pass filter should be added at the input

for similar reasons. This low-pass filter network should generally be

placed at the generator side of the coupling capacitors, thereby

lowering the required capacitance value for a given high-pass

corner frequency.

OUTPUT FILTERING

For applications in which maximum video bandwidth and,

consequently, fast rise time are desired, it is essential that the

CLPF pin be left unconnected and free of any stray capacitance.

The output video bandwidth, which is 10 MHz, can be reduced by

as shown in Figure 27. This is generally done to reduce output

ripple (at twice the input frequency for a symmetric input wave-

form such as sinusoidal signals).

+4

1kΩ

3pF

CLPF

VOUT

Figure 27. Lowering the Postdemodulation Bandwidth

(

)

pF

0

.

3

kΩ

1.5

2π

1

−

×

×

=

Bandwidth

Video

The video bandwidth should typically be set to a frequency

equal to about one-tenth the minimum input frequency. This

ensures that the output ripple of the demodulated log output,

which is at twice the input frequency, is well filtered.

In many log amp applications, it may be necessary to lower the

corner frequency of the postdemodulation filter to achieve low

output ripple while maintaining a rapid response time to changes

in signal level. An example of a four-pole active filter is shown

in the AD8307 data sheet. Averaging the output measurement

can also be done when filtering is not possible.