数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ZL2103ALAF 数据表(PDF) 2 Page - Renesas Technology Corp

部件名 ZL2103ALAF
功能描述  3A Digital-DC Synchronous Step-Down DC/DC Converter
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

ZL2103ALAF 数据表(HTML) 2 Page - Renesas Technology Corp

  ZL2103ALAF Datasheet HTML 1Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 2Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 3Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 4Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 5Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 6Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 7Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 8Page - Renesas Technology Corp ZL2103ALAF Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 28 page
background image
ZL2103
FN6966 Rev 5.00
Page 2 of 28
May 3, 2011
Typical Application Circuit
The following application circuit represents a typical
implementation of the ZL2103. For PMBus operation, it is
recommended to tie the enable pin (EN) to SGND.
Block Diagram
VOUT
3.3V
VIN
12V
I2C/
SMBus††
DDC Bus†
ENABLE
CB
47nF
C25
10µF
CDD
2.2µF
COUT
150µF
LOUT
2.2µH
CIN
100µF
VSET
SA
SCL
SDA
SALRT
FC
PG
SYNC
DGND
ZL2103
SW
SW
SW
SW
SW
PGND
VDDP
SW
BST
1
2
3
4
5
6
7
8
9
27
26
25
24
23
22
21
20
19
PGOOD
CRA
4.7µF
CR
4.7µF
F.B.
‡
Notes:
‡ Ferrite bead is optional for input noise suppression.
† The DDC bus pull-up resistance will vary based on the capacitive loading of the bus, including the number of devices
connected. The 10 k
 default value, assuming a maximum of 100 pF per device, provides the necessary 1 µs pull-up rise
time. Please refer to the Digital-DC Bus section for more details.
†† The I2C/SMBus pull-up resistance will vary based on the capacitive loading of the bus, including the number of devices
connected. Please refer to the I2C/SMBus specifications for more details.
FIGURE 2. 12V TO 3.3V/3A APPLICATION CIRCUIT (5ms SS DELAY, 5ms SS RAMP)
2.5V
LDO
PWM
Control
&
Drivers
BST
VSEN
VSET
VTRK
SS
PG
EN
CFG
SW
7V
LDO
SMBus
SA
NVM
Power
Mgmt
DDC Bus
DDC
VOUT
MGN
VIN
5V
LDO
FIGURE 3. BLOCK DIAGRAM



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com