数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT86RF210 数据表(PDF) 2 Page - ATMEL Corporation

部件名 AT86RF210
功能描述  Z-Link Transceiver
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT86RF210 数据表(HTML) 2 Page - ATMEL Corporation

  AT86RF210 Datasheet HTML 1Page - ATMEL Corporation AT86RF210 Datasheet HTML 2Page - ATMEL Corporation AT86RF210 Datasheet HTML 3Page - ATMEL Corporation AT86RF210 Datasheet HTML 4Page - ATMEL Corporation AT86RF210 Datasheet HTML 5Page - ATMEL Corporation AT86RF210 Datasheet HTML 6Page - ATMEL Corporation AT86RF210 Datasheet HTML 7Page - ATMEL Corporation AT86RF210 Datasheet HTML 8Page - ATMEL Corporation AT86RF210 Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
2
AT86RF210
5033AS–WIRE–10/03
Figure 1. Functional Block Diagram
Note:
Unit operation is guaranteed by design when operating within these ranges.
Table 1. Absolute Maximum Ratings*
Storage Temperature ..............................................
−65 to +150
*NOTE: Stresses beyond those listed in this table may cause per-
manent damage to the device. This is a stress rating
only; functional operation of the device at these or any
other conditions beyond those indicated in the opera-
tion al sections of the specification is not implied.
Exposure to the absolute maximum rating conditions for
extended periods may affect device reliability.
Maximum Input Voltage...........................................VDD + 0.5V
Maximum Operating Voltage (VDD ) ................................... 4,5
Table 2. Operating Conditions
Symbol
Parameter
Min
Typ
Max
Unit
TAMB
Operating temperature
−40
85
°C
VSUPPLY
Voltage supply range
1.8
2.7
3.6
V
HUMIDITY
Humidity
10
90
%
LNAVSS
VSS
RSWOUT
LNAIN
ANT
Image
Reject
Filter
LNA
VCO
TUNE
GND
LNAOUT
IQ-Limiter Strip
1.2 MHz
SDI
SDO
SCL
CLK
RX
XTAL1
TR
SW
TSWIN
RSSI
RXD
START
PAREG
PA
Regulator
VDD
DBLR
Clock
Distribution
Serial
Configruation
Register
/2
with
Buffers
Fine
Atten
BPSKO
OK
MOD
SEL
P
P
F
M
U
X
2
DC DIST/BG/PTAT with
main BandGAP
1.200 MHz
FROM TXD
FSK
TUNE LOGIC
VSS
VSS
P
P
F
M
U
X
1
PPF
AUTOCAL
Circuit
bandwidth
Control
Low
Voltage
Detect
Reg Filter
Lim/PPF DC DIST
BPSK
Demod
RESET_
SUB
PA OUT
PA
VSS
Xstal Osc
XTAL2
XTALGND
Mode
Logic
CPVCO
VCO
Fcx2
Cap
Array
VCO
VSS
VCO
VCOREG
Tune Word
/N-M
SDMOD
PRGM
DIV
Phase
Detector
Charge
Pump
Coarse
Lock/Lock
Detect
VDDA
VSSA
VDDD
VSSD
TEST
CHP_RDY
S
T
A
T
U
S
TX
POR
TXD
NC
CCA
Despreader
Spreader
NC
NC
CPOUT



Html Pages

1 2 3 4 5 6 7 8 9 10


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com